Efficient FPGA implementation of bit-stream multipliers

被引：6

作者：

Ng, C. W. ^{[1
]}

Wong, N. ^{[1
]}

Ng, T. S. ^{[1
]}

机构：

[1] Univ Hong Kong, Dept Elect & Elect Engn, Hong Kong, Hong Kong, Peoples R China

来源：

ELECTRONICS LETTERS | 2007年 / 43卷 / 09期

关键词：

D O I：

10.1049/el:20070293

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

A four-input adder structure for the FPGA implementation of a sigma-delta bit-stream multiplier is proposed. Conventional bit-stream multiplier implementations involve two-input adder circuits. It is shown that the four-input adder structure is more resource-efficient (over 40% hardware savings) and faster (over 20% higher clock frequency) when implemented using state-of-the-art FPGA architecture featuring six-input look-up tables.

引用

页码：496 / 497

页数：2

共 50 条

[1] Quad-level bit-stream adders and multipliers with efficient FPGA implementation
Ng, C. W.
Wong, N.
Ng, T. S.
ELECTRONICS LETTERS, 2008, 44 (12) : 722 - 723
[2] FPGA implementation of a deterministic bit-stream neuron
Bostan, I
Ionescu, V
Moldovan, C
2003 INTERNATIONAL SEMICONDUCTOR CONFERENCE, VOLS 1 AND 2, PROCEEDINGS, 2003, : 371 - 374
[3] On IIR-based bit-stream multipliers
Ng, Chiu-Wa
Wong, Ngai
So, Hayden Kwok-Hay
Ng, Tung-Sang
INTERNATIONAL JOURNAL OF CIRCUIT THEORY AND APPLICATIONS, 2011, 39 (02) : 149 - 158
[4] FPGA implementation of bit-stream neuron and perceptron based on sigma delta modulation
Liang, Yong
Wang, Zhigong
Meng, Qiao
Guo, Xiaodan
Journal of Southeast University (English Edition), 2012, 28 (03) : 282 - 286
[5] Bit-Stream Processing with No Bit-Stream: Efficient Software Simulation of Stochastic Vision Machines
Aygun, Sercan
Najafi, M. Hassan
Imani, Mohsen
Gunes, Ece Olcay
PROCEEDINGS OF THE GREAT LAKES SYMPOSIUM ON VLSI 2023, GLSVLSI 2023, 2023, : 273 - 279
[6] A computationally efficient DAB bit-stream processor
Kazazoglu, Renan
Demirsoy, Suleyman S.
Kale, Izzet
Morling, Richard C. S.
2006 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, PROCEEDINGS, 2006, : 5543 - 5546
[7] Bit-stream implementation of a phase-locked loop
Bradshaw, J.
Madawala, U.
Patel, N.
IET POWER ELECTRONICS, 2011, 4 (01) : 11 - 20
[8] Design and implementation of HDTV bit-stream construction unit
Wang, Feng
Zhang, Wenjun
Ye, Wei
Shuju Caiji Yu Chuli/Journal of Data Acquisition and Processing, 2002, 17 (04):
[9] A Flexible Bit-Stream Level Evolvable Hardware Platform Based on FPGA
Yang, HuaQiu
Chen, LiGuang
Liu, ShaoTeng
Bu, HaiXiang
Wang, Yuan
Lai, JinMei
PROCEEDINGS OF THE 2009 NASA/ESA CONFERENCE ON ADAPTIVE HARDWARE AND SYSTEMS, 2009, : 51 - 56
[10] Bit-stream adders and multipliers for tri-level sigma-delta modulators
Ng, Chiu-Wa
Wong, Ngai
Ng, Tung-Sang
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2007, 54 (12) : 1082 - 1086

← 1 2 3 4 5 →