Evaluation of dual-rail CMOS logic styles for self-timed circuits

被引：0
|
作者：
Sartori, Giovani H. [1 ]
Ribas, Renato P. [1 ]
Reis, Andre I. [2 ]
机构：
[1] Univ Fed Rio Grande do Sul, PGMicro, Av Bento Goncalves 9500, BR-91501970 Porto Alegre, RS, Brazil
[2] Nangate A S, DK-2730 Herlev, Denmark
来源：
24TH NORCHIP CONFERENCE, PROCEEDINGS | 2006年
关键词：
D O I：
10.1109/NORCHP.2006.329209
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
This work evaluates different CMOS logic families for asynchronous circuit design. The comparison is focused on self-timed circuit using four-phase protocol and dual-rail encoding in functional blocks with completion detection. Seven single-output and three multiple-output logic families were compared through electrical simulations taking into account both 0.13 mu m and 90mn CMOS technologies.
引用
收藏
页码：197 / +
页数：2
相关论文
共 50 条
  • [41] Self-Timed Circuits FPGA Implementation Flow
    Fiorentino, Mickael
    Al-Terkawi, Omar
    Savaria, Yvon
    Thibeault, Claude
    2015 IEEE 13TH INTERNATIONAL NEW CIRCUITS AND SYSTEMS CONFERENCE (NEWCAS), 2015,
  • [42] Avoiding hazards in self-timed digital circuits
    ATR, Australian Telecommunication Research, 29 (01):
  • [43] Optimal approach to implementing self-timed logic circuits from signal transition graphs
    Chung, E.C.Y.
    Kleeman, L.
    ATR, Australian Telecommunication Research, 1993, 27 (02): : 41 - 56
  • [44] Design and analysis of dual-rail circuits for security applications
    Sokolov, D
    Murphy, J
    Bystrov, A
    Yakovlev, A
    IEEE TRANSACTIONS ON COMPUTERS, 2005, 54 (04) : 449 - 460
  • [45] Comparative Performance Analysis of Dual-Rail Domino Logic and CMOS Logic Under Near-Threshold Operation
    Maruyama, Tsuyoshi
    Hamada, Mototsugu
    Kuroda, Tadahiro
    2018 IEEE 61ST INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2018, : 25 - 28
  • [46] Delay-Based Dual-Rail Precharge Logic
    Bucci, Marco
    Giancane, Luca
    Luzzi, Raimondo
    Scotti, Giuseppe
    Trifiletti, Alessandro
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2011, 19 (07) : 1147 - 1153
  • [47] IMPLEMENTING SEQUENTIAL-MACHINES AS SELF-TIMED CIRCUITS
    DAVID, I
    GINOSAR, R
    YOELI, M
    IEEE TRANSACTIONS ON COMPUTERS, 1992, 41 (01) : 12 - 17
  • [48] C-elements for Hardened Self-timed Circuits
    Ouchet, Florent
    Morin-Allory, Katell
    Fesquet, Laurent
    INTEGRATED CIRCUIT AND SYSTEM DESIGN: POWER AND TIMING MODELING, OPTIMIZATION, AND SIMULATION, 2011, 6951 : 247 - 256
  • [49] An approach for self-timed synchronous CMOS circuit design
    Walker, A
    Lala, PK
    1999 SOUTHWEST SYMPOSIUM ON MIXED-SIGNAL DESIGN, SSMSD 99, 1999, : 180 - 184
  • [50] EVALUATION OF SELF-TIMED SYSTEMS FOR VLSI
    PATEL, V
    STEPTOE, K
    ELECTRONICS LETTERS, 1989, 25 (03) : 215 - 217
12345