Evaluation of dual-rail CMOS logic styles for self-timed circuits

被引：0

作者：

Sartori, Giovani H. ^{[1
]}

Ribas, Renato P. ^{[1
]}

Reis, Andre I. ^{[2
]}

机构：

[1] Univ Fed Rio Grande do Sul, PGMicro, Av Bento Goncalves 9500, BR-91501970 Porto Alegre, RS, Brazil

[2] Nangate A S, DK-2730 Herlev, Denmark

来源：

24TH NORCHIP CONFERENCE, PROCEEDINGS | 2006年

关键词：

D O I：

10.1109/NORCHP.2006.329209

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

This work evaluates different CMOS logic families for asynchronous circuit design. The comparison is focused on self-timed circuit using four-phase protocol and dual-rail encoding in functional blocks with completion detection. Seven single-output and three multiple-output logic families were compared through electrical simulations taking into account both 0.13 mu m and 90mn CMOS technologies.

引用

页码：197 / +

页数：2

共 50 条

[21] Rapid single-flux-quantum dual-rail logic for asynchronous circuits
Maezawa, M
Kurosawa, I
Aoyagi, M
Nakagawa, H
Kameda, Y
Nanya, T
IEEE TRANSACTIONS ON APPLIED SUPERCONDUCTIVITY, 1997, 7 (02) : 2705 - 2708
[22] A dual-rail/single-rail hybrid system using null convention logic circuits
Yang, Wenzha
Ma, Yong
Yan, Jiajie
Chen, Yang
Xiao, Shanlin
Yu, Zhiyi
MICROELECTRONICS JOURNAL, 2022, 125
[23] Performance optimization of self-timed circuits
Franklin, MA
Prabhu, P
PROCEEDINGS OF THE 8TH GREAT LAKES SYMPOSIUM ON VLSI, 1998, : 374 - 379
[24] Optimising Self-timed FPGA circuits
Ferguson, Phillip David
Efthymiou, Aristides
Arslan, Tughrul
Hume, Danny
13TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN: ARCHITECTURES, METHODS AND TOOLS, 2010, : 563 - 570
[25] SPECIFICATION AND ANALYSIS OF SELF-TIMED CIRCUITS
KISHINEVSKY, MA
KONDRATYEV, AY
TAUBIN, AR
JOURNAL OF VLSI SIGNAL PROCESSING, 1994, 7 (1-2): : 117 - 135
[26] Test Methodology for Dual-rail Asynchronous Circuits
Huang, Kuan-Yen
Shen, Ting-Yu
Li, Chien-Mo
PROCEEDINGS OF THE 2017 54TH ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), 2017,
[27] Comparison of a 17b multiplier in dual-rail domino and in dual-rail D3L (D4L) logic styles
Rafati, R
Charaki, AZ
Chaji, GR
Fakhraie, SM
Smith, KC
2002 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL III, PROCEEDINGS, 2002, : 257 - 260
[28] Single-polarity dual-rail logic
Choi, JH
Hui, GH
ELECTRONICS LETTERS, 2000, 36 (03) : 205 - 207
[29] ACT: A DFT tool for self-timed circuits
Khoche, A
Brunvand, E
ITC - INTERNATIONAL TEST CONFERENCE 1997, PROCEEDINGS: INTEGRATING MILITARY AND COMMERCIAL COMMUNICATIONS FOR THE NEXT CENTURY, 1997, : 829 - 837
[30] Designing Self-timed Asynchronous Circuits with Chisel
Zhang, Jilin
Qian, Chunqi
Huo, Dexuan
Zhang, Jian
Chen, Hong
2023 28TH IEEE INTERNATIONAL SYMPOSIUM ON ASYNCHRONOUS CIRCUITS AND SYSTEMS, ASYNC, 2023, : 27 - 33

← 1 2 3 4 5 →