Evaluation of dual-rail CMOS logic styles for self-timed circuits

被引：0
|
作者：
Sartori, Giovani H. [1 ]
Ribas, Renato P. [1 ]
Reis, Andre I. [2 ]
机构：
[1] Univ Fed Rio Grande do Sul, PGMicro, Av Bento Goncalves 9500, BR-91501970 Porto Alegre, RS, Brazil
[2] Nangate A S, DK-2730 Herlev, Denmark
来源：
24TH NORCHIP CONFERENCE, PROCEEDINGS | 2006年
关键词：
D O I：
10.1109/NORCHP.2006.329209
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
This work evaluates different CMOS logic families for asynchronous circuit design. The comparison is focused on self-timed circuit using four-phase protocol and dual-rail encoding in functional blocks with completion detection. Seven single-output and three multiple-output logic families were compared through electrical simulations taking into account both 0.13 mu m and 90mn CMOS technologies.
引用
收藏
页码：197 / +
页数：2
相关论文
共 50 条
  • [1] Feedback techniques for dual-rail self-timed circuits
    DeMara, RF
    Kejriwal, A
    Seeber, J
    ESA'04 & VLSI'04, PROCEEDINGS, 2004, : 458 - 464
  • [2] Footless dual-rail domino circuit with self-timed precharge scheme
    Dia, Kin Hooi
    Zheng, Ruotong
    Ikeda, Makoto
    Asada, Kunihiro
    2005 IEEE ASIAN SOLID-STATE CIRCUITS CONFERENCE, PROCEEDINGS OF TECHNICAL PAPERS, 2005, : 309 - 312
  • [3] Implementation methodology for Self-Timed modulators with dual-rail structures based on FPGA
    Luna-Rodriguez, L. A.
    Ortega-Cisneros, S.
    Mascorro-Guardado, E.
    Rivera-Dominguez, J.
    Parra-Michel, R.
    2018 IEEE INTERNATIONAL AUTUMN MEETING ON POWER, ELECTRONICS AND COMPUTING (ROPEC), 2018,
  • [4] Single-rail self-timed logic circuits in synchronous designs
    Grassert, F
    Timmermann, D
    2002 45TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL I, CONFERENCE PROCEEDINGS, 2002, : 495 - 498
  • [5] SELF-TIMED LOGIC-CIRCUITS
    POOLE, NR
    ELECTRONICS & COMMUNICATION ENGINEERING JOURNAL, 1994, 6 (06): : 261 - 270
  • [6] A DPA-Resistant Self-Timed Three-Phase Dual-Rail Pre-Charge Logic Family
    Akkaya, Nail Etkin Can
    Erbagci, Burak
    Carley, Raymond
    Mai, Ken
    2015 IEEE INTERNATIONAL SYMPOSIUM ON HARDWARE ORIENTED SECURITY AND TRUST (HOST), 2015, : 112 - 117
  • [7] Evaluation of three 32-bit CMOS adders in DCVS logic for self-timed circuits
    Ruiz, GA
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1998, 33 (04) : 604 - 613
  • [8] Generalized early evaluation in self-timed circuits
    Thornton, MA
    Fazel, K
    Reese, RB
    Traver, C
    DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, 2002 PROCEEDINGS, 2002, : 255 - 259
  • [9] Arithmetic logic circuits using self-timed bit level dataflow and early evaluation
    Reese, RB
    Thornton, MA
    Traver, C
    2001 INTERNATIONAL CONFERENCE ON COMPUTER DESIGN, ICCD 2001, PROCEEDINGS, 2001, : 18 - 23
  • [10] Drafting in Self-Timed Circuits
    Cowan, Christopher
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2019, 27 (04) : 810 - 820
12345