Heated Ion Implantation Technology for Highly Reliable Metal-gate/High-k CMOS SOI FinFETs

被引：0

作者：

Mizubayashi, W. ^{[1
]}

Onoda, H. ^{[2
]}

Nakashima, Y. ^{[2
]}

Ishikawa, Y. ^{[1
]}

Matsukawa, T. ^{[1
]}

Endo, K. ^{[1
]}

Liu, Y. X. ^{[1
]}

O'uchi, S. ^{[1
]}

Tsukada, J. ^{[1
]}

Yamauchi, H. ^{[1
]}

Migita, S. ^{[1
]}

Morita, Y. ^{[1
]}

Ota, H. ^{[1
]}

Masahara, M. ^{[1
]}

机构：

[1] Natl Inst Adv Ind Sci & Technol, Nanoelect Res Inst NeRI, 1-1-1 Umezono, Tsukuba, Ibaraki 3058568, Japan

[2] Nissin Ion Equipment Co Ltd, Kyoto, Japan

来源：

2013 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM) | 2013年

关键词：

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

The impact of heated ion implantation (I/I) technology on metal-gate (MG)/high-k (HK) CMOS SOI FinFET performance and reliability has been thoroughly investigated. It was demonstrated that heated I/I brings perfect crystallization after annealing even in ultrathin Si channel. For the first time, it was found that heated I/I dramatically improves the characteristics such as I-on-I-off, V-th variability, and bias temperature instability (BTI) for both nMOS and pMOS FinFETs in comparison with conventional room temperature I/I.

引用

页数：4

共 50 条

[31] AC Device Variability in High-κ Metal-Gate CMOS Technology
Jenkins, Keith A.
Balakrishnan, Karthik
Lee, Dongsoo
Narayanan, Vijay
IEEE ELECTRON DEVICE LETTERS, 2019, 40 (01) : 13 - 16
[32] Defects evolution involving interface dispersion approaches in high-k/metal-gate deep-submicron CMOS
Wahab, Y. Abdul
Soin, N.
Hatta, S. W. M.
MICROELECTRONICS RELIABILITY, 2014, 54 (9-10) : 2334 - 2338
[33] Process-induced NBTI-imbalance of high-k/metal-gate deep-submicron CMOS
Wahab, Y. Abdul
Soin, N.
Shahabuddin, S.
Hussin, H.
2014 IEEE INTERNATIONAL CONFERENCE ON SEMICONDUCTOR ELECTRONICS (ICSE), 2014, : 209 - 212
[34] A New Method for Enhancing High-k/Metal-Gate Stack Performance and Reliability for High-k Last Integration
Yew, K. S.
Ang, D. S.
Tang, L. J.
IEEE ELECTRON DEVICE LETTERS, 2013, 34 (02) : 295 - 297
[35] An integratable dual metal gate/high-k CMOS solution for FD-SOI and MuGFET technologies
Zhang, ZB
Song, SC
Choi, K
Sim, JH
Majhi, P
Lee, BH
2005 IEEE International SOI Conference, Proceedings, 2005, : 157 - 158
[36] RF Power Potential of High-k Metal Gate 28 nm CMOS Technology
Ouhachi, R.
Pottrain, A.
Ducatteau, D.
Okada, E.
Gaquiere, C.
Gloria, D.
2013 INTERNATIONAL SEMICONDUCTOR CONFERENCE (CAS), VOLS 1-2, 2013, : 181 - 184
[37] A High-Performance, High-Density 28nm eDRAM Technology with High-K/Metal-Gate
Huang, K. C.
Ting, Y. W.
Chang, C. Y.
Tu, K. C.
Tzeng, K. C.
Chu, H. C.
Pai, C. Y.
Katoch, A.
Kuo, W. H.
Chen, K. W.
Hsieh, T. H.
Tsai, C. Y.
Chiang, W. C.
Lee, H. F.
Achyuthan, A.
Chen, C. Y.
Chin, H. W.
Wang, M. J.
Wang, C. J.
Tsai, C. S.
Oconnell, C. M.
Natarajan, S.
Wuu, S. G.
Wang, I. F.
Hwang, H. Y.
Tran, L. C.
2011 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM), 2011,
[38] Reliability of Metal Gate / High-k devices and its impact on CMOS technology scaling
Andreas Kerber
MRS Advances, 2017, 2 (52) : 2973 - 2982
[39] A Proposed High Manufacturability Strain Technology for High-k/Metal Gate SiGe-SOI CMOSFET
Yeh, W. K.
Cheng, C. Y.
Yang, Y. L.
Lin, C. T.
Lai, C. M.
Chen, Y. W.
Hsu, C. H.
Yang, C. W.
Chen, P. Y.
2011 IEEE INTERNATIONAL SOI CONFERENCE, 2011,
[40] NBTI reliability on high-k metal-gate SiGe transistor and circuit performances
Yuan, Jiann-Shiun
Yeh, Wen-Kuan
Chen, Shuyu
Hsu, Chia-Wei
MICROELECTRONICS RELIABILITY, 2011, 51 (05) : 914 - 918

← 1 2 3 4 5 →