Single-electron pass-transistor logic with multiple tunnel junctions and its hybrid circuit with MOSFETs

被引:2
|
作者
Cho, YK [1 ]
Jeong, YH
机构
[1] ETRI, Basic Res Lab, Taejon, South Korea
[2] POSTECH, Dept Elect & Elect Engn, Pohang, South Korea
关键词
multiple-tunnel junction; single-electron transistor; pass-transistor logic; hybrid circuit;
D O I
10.4218/etrij.04.0204.0022
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
To improve the operation error caused by the thermal fluctuation of electrons, we propose a novel single-electron pass-transistor logic circuit employing a multiple-tunnel junction (MTJ) scheme and modulate a parameters of an MTJ single-electron tunneling device (SETD) such as the number of tunnel junctions, tunnel resistance, and voltage gain. The operation of a 3-MTJ inverter circuit is simulated at 15 K with parameters C-g=CT=Cclk=1 aF R(T=)5 MOmega, V-clk=40 mV and V-in =20 m V Using the SETD/MOSFET hybrid circuit, the charge state output of the proposed MTJ-SETD logic is successfully translated to the voltage state logic.
引用
收藏
页码:669 / 672
页数:4
相关论文
共 50 条
  • [41] Nonadiabatic charge pumping in a hybrid single-electron transistor
    Averin, Dmitri V.
    Pekola, Jukka P.
    PHYSICAL REVIEW LETTERS, 2008, 101 (06)
  • [42] Tunnel Junction Engineering for Optimized Metallic Single-Electron Transistor
    El Hajjam, Khalil G.
    Bounouar, Mohamed Amine
    Baboux, Nicolas
    Ecoffey, Serge
    Guilmain, Marc
    Puyoo, Etienne
    Francis, Laurent A.
    Souifi, Abdelkader
    Drouin, Dominique
    Calmon, Francis
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2015, 62 (09) : 2998 - 3003
  • [43] SINGLE-ELECTRON EFFECTS IN ARRAYS OF NORMAL TUNNEL-JUNCTIONS
    GEIGENMULLER, U
    SCHON, G
    EUROPHYSICS LETTERS, 1989, 10 (08): : 765 - 770
  • [44] Power consumption estimation of single-electron transistor logic circuits
    Jeong, MY
    Jeong, YH
    JOURNAL OF THE KOREAN PHYSICAL SOCIETY, 1999, 35 : S999 - S1002
  • [45] Parameter extraction of Si-based single-electron transistor with electrical tunnel barriers for circuit simulation
    Yu, YS
    JOURNAL OF THE KOREAN PHYSICAL SOCIETY, 2005, 47 : S547 - S551
  • [46] Multi-Valued Logic Circuits Using Hybrid Circuit Consisting of Three Gates Single-Electron Transistors (TG-SETs) and MOSFETs
    Shin, Seungjun
    yu, Yunseop
    Choi, Junbum
    JOURNAL OF NANOSCIENCE AND NANOTECHNOLOGY, 2008, 8 (10) : 4992 - 4998
  • [47] An Efficient Power Clock Generation Circuit for Complementary Pass-Transistor Adiabatic Logic Carry-Save Multiplier
    Ranjith, P.
    Mandal, Sushanta K.
    Nagchoudhuri, Dipankar
    2009 4TH INTERNATIONAL CONFERENCE ON COMPUTERS AND DEVICES FOR COMMUNICATION (CODEC 2009), 2009, : 92 - 95
  • [48] A merged single-electron transistor and metal-oxide-semiconductor transistor logic for interface and multiple-valued functions
    Inokawa, H
    Fujiwara, A
    Takahashi, Y
    JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS BRIEF COMMUNICATIONS & REVIEW PAPERS, 2002, 41 (4B): : 2566 - 2568
  • [49] Logic circuit elements using single-electron tunnelling transistors
    Stone, NJ
    Ahmed, H
    ELECTRONICS LETTERS, 1999, 35 (21) : 1883 - 1884
  • [50] Resistively coupled single-electron transistor using tunnel gate resistor
    Wakaya, F
    Nakamichi, S
    Gamo, K
    Mandai, S
    Iwabuchi, S
    SUPERLATTICES AND MICROSTRUCTURES, 2000, 27 (5-6) : 603 - 606