Single-electron pass-transistor logic with multiple tunnel junctions and its hybrid circuit with MOSFETs

被引:2
|
作者
Cho, YK [1 ]
Jeong, YH
机构
[1] ETRI, Basic Res Lab, Taejon, South Korea
[2] POSTECH, Dept Elect & Elect Engn, Pohang, South Korea
关键词
multiple-tunnel junction; single-electron transistor; pass-transistor logic; hybrid circuit;
D O I
10.4218/etrij.04.0204.0022
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
To improve the operation error caused by the thermal fluctuation of electrons, we propose a novel single-electron pass-transistor logic circuit employing a multiple-tunnel junction (MTJ) scheme and modulate a parameters of an MTJ single-electron tunneling device (SETD) such as the number of tunnel junctions, tunnel resistance, and voltage gain. The operation of a 3-MTJ inverter circuit is simulated at 15 K with parameters C-g=CT=Cclk=1 aF R(T=)5 MOmega, V-clk=40 mV and V-in =20 m V Using the SETD/MOSFET hybrid circuit, the charge state output of the proposed MTJ-SETD logic is successfully translated to the voltage state logic.
引用
收藏
页码:669 / 672
页数:4
相关论文
共 50 条
  • [21] Asymmetric tunnel barrier in a Si single-electron transistor
    Fujiwara, A
    Takahashi, Y
    Murase, K
    MICROELECTRONIC ENGINEERING, 1999, 47 (1-4) : 197 - 199
  • [22] Asymmetric tunnel barrier in a Si single-electron transistor
    NTT Basic Research Laboratories, 3-1 Morinosato Wakamiya, Atsugi, Kanagawa 243-0198, Japan
    Microelectron Eng, 1 (197-199):
  • [23] Dynamic Ternary Logic Gate Using Neuron-MOS Literal Circuit and Double Pass-Transistor Logic
    Hang, Guoqiang
    Yang, Yang
    Zhang, Danyan
    Hu, Xiaohui
    PROCEEDINGS OF 2016 12TH INTERNATIONAL CONFERENCE ON COMPUTATIONAL INTELLIGENCE AND SECURITY (CIS), 2016, : 82 - 86
  • [24] Single-electron metal transistor with low tunnel barriers
    Baksheev, D.G.
    Tkachenko, V.A.
    Litvin, L.V.
    Kolosanov, V.A.
    Mogil'nikov, K.P.
    Cherkov, A.G.
    Aseev, A.L.
    Avtometriya, 2001, (03): : 118 - 134
  • [25] A swing restored pass-transistor logic-based multiply and accumulate circuit for multimedia applications
    Parameswar, A
    Hara, H
    Sakurai, T
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1996, 31 (06) : 804 - 809
  • [26] Logic Operations of Chemically Assembled Single-Electron Transistor
    Maeda, Kosuke
    Okabayashi, Norio
    Kano, Shinya
    Takeshita, Shuhei
    Tanaka, Daisuke
    Sakamoto, Masanori
    Teranishi, Toshiharu
    Majima, Yutaka
    ACS NANO, 2012, 6 (03) : 2798 - 2803
  • [27] Design of quaternary logic gate using double pass-transistor logic with neuron MOS down literal circuit
    Park, SJ
    Yoon, BH
    Yoon, KS
    Kim, HS
    34TH INTERNATIONAL SYMPOSIUM ON MULTIPLE-VALUED LOGIC, PROCEEDINGS, 2004, : 198 - 203
  • [28] Improved Design of Constant Power Consumption Circuit Based on Differential Pass-transistor Precharge Logic
    Yao Maoqun
    Li Conghui
    JOURNAL OF ELECTRONICS & INFORMATION TECHNOLOGY, 2021, 43 (07) : 1834 - 1840
  • [29] Swing restored pass-transistor logic-based multiply and accumulate circuit for multimedia applications
    Toshiba America Electronic, Components, San Jose, United States
    IEEE J Solid State Circuits, 6 (804-809):
  • [30] Complementary pass-transistor adiabatic logic circuit using three-phase power supply
    Hu, Jianping
    Wu, Yangbo
    Zhang, Weiqiang
    Pan Tao Ti Hsueh Pao/Chinese Journal of Semiconductors, 2004, 25 (08): : 918 - 924