Single-electron pass-transistor logic with multiple tunnel junctions and its hybrid circuit with MOSFETs

被引:2
|
作者
Cho, YK [1 ]
Jeong, YH
机构
[1] ETRI, Basic Res Lab, Taejon, South Korea
[2] POSTECH, Dept Elect & Elect Engn, Pohang, South Korea
关键词
multiple-tunnel junction; single-electron transistor; pass-transistor logic; hybrid circuit;
D O I
10.4218/etrij.04.0204.0022
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
To improve the operation error caused by the thermal fluctuation of electrons, we propose a novel single-electron pass-transistor logic circuit employing a multiple-tunnel junction (MTJ) scheme and modulate a parameters of an MTJ single-electron tunneling device (SETD) such as the number of tunnel junctions, tunnel resistance, and voltage gain. The operation of a 3-MTJ inverter circuit is simulated at 15 K with parameters C-g=CT=Cclk=1 aF R(T=)5 MOmega, V-clk=40 mV and V-in =20 m V Using the SETD/MOSFET hybrid circuit, the charge state output of the proposed MTJ-SETD logic is successfully translated to the voltage state logic.
引用
收藏
页码:669 / 672
页数:4
相关论文
共 50 条
  • [1] Single-electron pass-transistor logic: Operation of its elemental circuit
    Ono, Y
    Takahashi, Y
    INTERNATIONAL ELECTRON DEVICES MEETING 2000, TECHNICAL DIGEST, 2000, : 297 - 300
  • [2] Single-electron pass-transistor logic and its application to a binary adder
    Ono, Y
    Takahashi, Y
    2001 SYMPOSIUM ON VLSI CIRCUITS, DIGEST OF TECHNICAL PAPERS, 2001, : 63 - 66
  • [3] Binary adders of multigate single-electron transistors: Specific design using pass-transistor logic
    Ono, Y
    Inokawa, H
    Takahashi, Y
    IEEE TRANSACTIONS ON NANOTECHNOLOGY, 2002, 1 (02) : 93 - 99
  • [4] Single-electron transistor with metallic microstrips instead of tunnel junctions
    Krupenin, VA
    Zorin, AB
    Savvateev, MN
    Presnov, DE
    Niemeyer, J
    JOURNAL OF APPLIED PHYSICS, 2001, 90 (05) : 2411 - 2415
  • [5] Single-electron transistor logic
    Chen, RH
    Korotkov, AN
    Likharev, KK
    APPLIED PHYSICS LETTERS, 1996, 68 (14) : 1954 - 1956
  • [6] Single ended pass-transistor logic -: A comparison with CMOS and CPL
    Munteanu, M
    Ivey, PA
    Seed, L
    Psilogeorgopoulos, M
    Powell, N
    Bogdan, I
    VLSI: SYSTEMS ON A CHIP, 2000, 34 : 206 - 217
  • [7] Regenerative pass-transistor logic: A circuit technique for high speed digital design
    Cheung, TS
    Asada, K
    IEICE TRANSACTIONS ON ELECTRONICS, 1996, E79C (09) : 1274 - 1284
  • [9] Development of a Behavioral Model of the Single-Electron Transistor for Hybrid Circuit Simulation
    Castro-Gonzalez, Francisco
    Sarmiento-Reyes, Arturo
    2014 INTERNATIONAL CARIBBEAN CONFERENCE ON DEVICES, CIRCUITS AND SYSTEMS (ICCDCS), 2014,
  • [10] Synthesis of double pass-transistor logic network applied to multiple-valued logic
    Department of Information and Electronic Engineering, Zhejiang University, Hangzhou 310027, China
    不详
    Zhejiang Daxue Xuebao (Gongxue Ban), 2007, 8 (1307-1311+1328):