MINC: Multistage interconnection network with Cache control mechanism

被引:0
|
作者
Hanawa, T
Yasukawa, H
Nishimura, K
Amano, H
机构
关键词
MIN; coherent cache; directory scheme; multiprocessor; congestion analysis;
D O I
暂无
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
A novel approach to the cache coherent Multistage Interconnection Network (MIN) called the MINC (MIN with Cache control mechanism) is proposed. In the MINC, the directory is located only on the shared memory using the Reduced Hierarchical Bit-map Directory schemes (RHBDs). In the RHBD, the bit map directory is reduced and carried in the packet header for quick multicasting without accessing directory in each hierarchy. In order to reduce unnecessary packets caused by compacting the bit map in tile RHBD, a small cache called tile pruning cache is introduced in the switching element. Through the simulation, it appears that the pruning cache works mast effectively when it is provided in every switching element of the first stage, and it reduces the congestion from 50% to 90% only with 4 entries.
引用
收藏
页码:310 / 317
页数:8
相关论文
共 50 条
  • [41] A high-performance Switching Element for a Multistage Interconnection Network
    Aude, JS
    Young, MT
    Bronstein, G
    XI BRAZILIAN SYMPOSIUM ON INTEGRATED CIRCUIT DESIGN, PROCEEDINGS, 1998, : 154 - 157
  • [42] A GreedyZero algorithm to minimise the conflicts in an Optical Multistage Interconnection Network
    Moudi, Mehrnaz
    Othman, Mohamed
    JOURNAL OF NETWORK AND COMPUTER APPLICATIONS, 2014, 41 : 312 - 318
  • [43] A conference network for group communications based on multistage interconnection networks
    Masuyama, Hiroshi
    Sasama, Toshihiko
    Nimiya, Yuuki
    ICON: 2006 IEEE INTERNATIONAL CONFERENCE ON NETWORKS, VOLS 1 AND 2, PROCEEDINGS: NETWORKING -CHALLENGES AND FRONTIERS, 2006, : 130 - +
  • [44] Reliability and performance evaluation of four tree multistage interconnection network
    Bansal, S
    Bansal, RK
    MICROELECTRONICS AND RELIABILITY, 1996, 36 (04): : 511 - 515
  • [45] ZeroX Algorithms with Free crosstalk in Optical Multistage Interconnection Network
    Al-Shabi, M. A.
    INTERNATIONAL JOURNAL OF ADVANCED COMPUTER SCIENCE AND APPLICATIONS, 2013, 4 (02) : 156 - 160
  • [46] An LSI implementation of the simple serial synchronized multistage interconnection network
    Kamei, T
    Sasahara, M
    Amano, H
    PROCEEDINGS OF THE ASP-DAC '97 - ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE 1997, 1996, : 673 - 674
  • [47] A fault tolerant multistage interconnection network with partly duplicated switches
    Kamiura, N
    Kodera, T
    Matsui, N
    JOURNAL OF SYSTEMS ARCHITECTURE, 2002, 47 (10) : 901 - 916
  • [48] An Algorithmic Approach to Minimize the Conflicts in an Optical Multistage Interconnection Network
    Bhardwaj, Ved Prakash
    Nitin
    Tyagi, Vipin
    ADVANCES IN COMPUTING AND COMMUNICATIONS, PT 2, 2011, 191 : 568 - +
  • [49] Number of Stage Implication Towards Multistage Interconnection Network Reliability
    Yunus, Nur Arzilawati Md
    Othman, Mohamed
    Hanapi, Zurina Mohd
    Lun, Kweh Yeah
    ADVANCED SCIENCE LETTERS, 2018, 24 (02) : 1259 - 1262
  • [50] A Routing Scheme for a New Irregular Baseline Multistage Interconnection Network
    Ghai, Mamta
    INTERNATIONAL JOURNAL OF ADVANCED COMPUTER SCIENCE AND APPLICATIONS, 2011, 2 (05) : 83 - 86