MINC: Multistage interconnection network with Cache control mechanism

被引:0
|
作者
Hanawa, T
Yasukawa, H
Nishimura, K
Amano, H
机构
关键词
MIN; coherent cache; directory scheme; multiprocessor; congestion analysis;
D O I
暂无
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
A novel approach to the cache coherent Multistage Interconnection Network (MIN) called the MINC (MIN with Cache control mechanism) is proposed. In the MINC, the directory is located only on the shared memory using the Reduced Hierarchical Bit-map Directory schemes (RHBDs). In the RHBD, the bit map directory is reduced and carried in the packet header for quick multicasting without accessing directory in each hierarchy. In order to reduce unnecessary packets caused by compacting the bit map in tile RHBD, a small cache called tile pruning cache is introduced in the switching element. Through the simulation, it appears that the pruning cache works mast effectively when it is provided in every switching element of the first stage, and it reduces the congestion from 50% to 90% only with 4 entries.
引用
收藏
页码:310 / 317
页数:8
相关论文
共 50 条
  • [21] Fault-Tolerant Multistage Interconnection Network
    S.M. Bataineh
    B.Y. Allosl
    Telecommunication Systems, 2001, 17 : 455 - 472
  • [22] A new fault tolerant multistage interconnection network
    Sharma, S
    Bansal, PK
    2002 IEEE REGION 10 CONFERENCE ON COMPUTERS, COMMUNICATIONS, CONTROL AND POWER ENGINEERING, VOLS I-III, PROCEEDINGS, 2002, : 347 - 350
  • [23] Neural-network-based multistage interconnection network routing
    Krishnamoorthy, V
    Yi, P
    Zhang, YQ
    INTELLIGENT COMPUTING: THEORY AND APPLICATIONS, 2003, 5103 : 162 - 165
  • [24] Enhancement Replicated Network: A Reliable Multistage Interconnection Network Topology
    Yunus, Nur Arzilawati Md
    Othman, Mohamed
    Hanapi, Zurina Mohd
    Lun, Kweh Yeah
    IEEE SYSTEMS JOURNAL, 2019, 13 (03): : 2653 - 2663
  • [25] THE B-NETWORK - A MULTISTAGE INTERCONNECTION NETWORK WITH BACKWARD LINKS
    LEE, KY
    YOON, H
    IEEE TRANSACTIONS ON COMPUTERS, 1990, 39 (07) : 966 - 969
  • [26] Fault tolerant permutation mapping in multistage interconnection network
    Maulik, U
    Bandyopadhyay, S
    Bhattacharyya, S
    JOURNAL OF SYSTEMS ARCHITECTURE, 2000, 46 (03) : 297 - 300
  • [27] PICOSECOND MULTISTAGE INTERCONNECTION NETWORK ARCHITECTURE FOR OPTICAL COMPUTING
    GUIZANI, M
    APPLIED OPTICS, 1994, 33 (08): : 1587 - 1599
  • [28] Routing and scheduling for a novel optical multistage interconnection network
    Chau, SC
    Xiao, TH
    Fu, AWC
    EURO-PAR 2005 PARALLEL PROCESSING, PROCEEDINGS, 2005, 3648 : 984 - 993
  • [30] Performance Evaluation of a Multistage Interconnection Network with Buffered Switches
    Kang, Sung U.
    Shin, Tae Z.
    Yang, Myung K.
    IFOST: 2007 INTERNATIONAL FORUM ON STRATEGIC TECHNOLOGY, 2007, : 129 - 133