MINC: Multistage interconnection network with Cache control mechanism

被引:0
|
作者
Hanawa, T
Yasukawa, H
Nishimura, K
Amano, H
机构
关键词
MIN; coherent cache; directory scheme; multiprocessor; congestion analysis;
D O I
暂无
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
A novel approach to the cache coherent Multistage Interconnection Network (MIN) called the MINC (MIN with Cache control mechanism) is proposed. In the MINC, the directory is located only on the shared memory using the Reduced Hierarchical Bit-map Directory schemes (RHBDs). In the RHBD, the bit map directory is reduced and carried in the packet header for quick multicasting without accessing directory in each hierarchy. In order to reduce unnecessary packets caused by compacting the bit map in tile RHBD, a small cache called tile pruning cache is introduced in the switching element. Through the simulation, it appears that the pruning cache works mast effectively when it is provided in every switching element of the first stage, and it reduces the congestion from 50% to 90% only with 4 entries.
引用
收藏
页码:310 / 317
页数:8
相关论文
共 50 条
  • [31] FAULT-DIAGNOSIS FOR A MULTISTAGE BANYAN INTERCONNECTION NETWORK
    KROTHAPALLI, VP
    LOMBARDI, F
    NAKAJIMA, K
    IEE PROCEEDINGS-E COMPUTERS AND DIGITAL TECHNIQUES, 1985, 132 (03): : 146 - 154
  • [32] PERFORMANCE ANALYSIS OF MULTISTAGE INTERCONNECTION NETWORK CONFIGURATIONS AND OPERATIONS
    WU, CL
    LEE, MJ
    IEEE TRANSACTIONS ON COMPUTERS, 1992, 41 (01) : 18 - 27
  • [33] On reducing the hot spot effect in a multistage interconnection network
    Chuang, PJ
    Tu, HY
    COMPUTERS AND THEIR APPLICATIONS: PROCEEDINGS OF THE ISCA 12TH INTERNATIONAL CONFERENCE, 1997, : 248 - 253
  • [34] Hierarchical multistage interconnection network R-Clos
    Morimura, T
    Iwai, K
    Amano, H
    ELECTRONICS AND COMMUNICATIONS IN JAPAN PART III-FUNDAMENTAL ELECTRONIC SCIENCE, 2006, 89 (11): : 30 - 39
  • [35] RELIABILITY AND PERFORMANCE ANALYSIS OF A MODULAR MULTISTAGE INTERCONNECTION NETWORK
    BANSAL, PK
    SINGH, K
    JOSHI, RC
    MICROELECTRONICS AND RELIABILITY, 1993, 33 (04): : 529 - 534
  • [36] Pars network: A multistage interconnection network with fault-tolerance capability
    Bistouni, Fathollah
    Jahanshahi, Mohsen
    JOURNAL OF PARALLEL AND DISTRIBUTED COMPUTING, 2015, 75 : 168 - 183
  • [37] Efficient parallel routing algorithms in optical multistage interconnection network
    Abdullah, M
    Othman, M
    Johari, R
    2005 13TH IEEE INTERNATIONAL CONFERENCE ON NETWORKS JOINTLY HELD WITH THE 2005 7TH IEEE MALAYSIA INTERNATIONAL CONFERENCE ON COMMUNICATIONS, PROCEEDINGS 1 AND 2, 2005, : 505 - 509
  • [38] ALLEVIATING THE IMPACT OF TREE SATURATION ON MULTISTAGE INTERCONNECTION NETWORK PERFORMANCE
    TZENG, NF
    JOURNAL OF PARALLEL AND DISTRIBUTED COMPUTING, 1991, 12 (02) : 107 - 117
  • [39] A cost-effective architecture for optical multistage interconnection network
    Moudi, Mehrnaz
    Othmann, Mohamed
    Journal of Networks, 2013, 8 (02) : 345 - 350
  • [40] Distributed routing in a fault-tolerant multistage interconnection network
    Wang, SJ
    INFORMATION PROCESSING LETTERS, 1997, 63 (04) : 205 - 210