MINC: Multistage interconnection network with Cache control mechanism

被引:0
|
作者
Hanawa, T
Yasukawa, H
Nishimura, K
Amano, H
机构
关键词
MIN; coherent cache; directory scheme; multiprocessor; congestion analysis;
D O I
暂无
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
A novel approach to the cache coherent Multistage Interconnection Network (MIN) called the MINC (MIN with Cache control mechanism) is proposed. In the MINC, the directory is located only on the shared memory using the Reduced Hierarchical Bit-map Directory schemes (RHBDs). In the RHBD, the bit map directory is reduced and carried in the packet header for quick multicasting without accessing directory in each hierarchy. In order to reduce unnecessary packets caused by compacting the bit map in tile RHBD, a small cache called tile pruning cache is introduced in the switching element. Through the simulation, it appears that the pruning cache works mast effectively when it is provided in every switching element of the first stage, and it reduces the congestion from 50% to 90% only with 4 entries.
引用
收藏
页码:310 / 317
页数:8
相关论文
共 50 条
  • [1] MINC: multistage interconnection network with cache control mechanism
    Keio Univ, Yokohama-shi, Japan
    IEICE Trans Inf Syst, 9 (863-870):
  • [2] MINC: Multistage Interconnection Network with Cache control mechanism
    Hanawa, T
    Kamei, T
    Yasukawa, H
    Nishimura, K
    Amano, H
    IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 1997, E80D (09) : 863 - 870
  • [3] The MINC (multistage interconnection network with cache control mechanism) chip
    Midorikawa, T
    Kamei, T
    Hanawa, T
    Amano, H
    PROCEEDINGS OF THE ASP-DAC '98 - ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE 1998 WITH EDA TECHNO FAIR '98, 1998, : 337 - 338
  • [4] Design and evaluation of the cache coherent multistage interconnection network with temporary directory
    Midorikawa, Takashi
    Sumiyoshi, Masato
    Tanabe, Yasuki
    Amano, Hideharu
    ELECTRONICS AND COMMUNICATIONS IN JAPAN PART II-ELECTRONICS, 2006, 89 (09): : 11 - 23
  • [5] DESIGN AND ANALYSIS OF CACHE COHERENT MULTISTAGE INTERCONNECTION NETWORKS
    NANDA, AK
    BHUYAN, LN
    IEEE TRANSACTIONS ON COMPUTERS, 1993, 42 (04) : 458 - 470
  • [6] MULTISTAGE INTERCONNECTION NETWORK RELIABILITY
    BLAKE, JT
    TRIVEDI, KS
    IEEE TRANSACTIONS ON COMPUTERS, 1989, 38 (11) : 1600 - 1604
  • [7] Reliable multistage interconnection network design
    S. Rajkumar
    Neeraj Kumar Goyal
    Peer-to-Peer Networking and Applications, 2016, 9 : 979 - 990
  • [8] DESIGN AND SIMULATION OF A MULTISTAGE INTERCONNECTION NETWORK
    HOLZNER, R
    TOMANN, S
    LECTURE NOTES IN COMPUTER SCIENCE, 1990, 457 : 385 - 396
  • [9] Reliable multistage interconnection network design
    Rajkumar, S.
    Goyal, Neeraj Kumar
    PEER-TO-PEER NETWORKING AND APPLICATIONS, 2016, 9 (06) : 979 - 990
  • [10] MINSimulate - A multistage interconnection network simulator
    Tutsch, D
    Brenner, M
    ESM 2003: 17TH EUROPEAN SIMULATION MULTICONFERENCE: FOUNDATIONS FOR SUCCESSFUL MODELLING & SIMULATION, 2003, : 211 - 216