共 50 条
- [1] MINC: multistage interconnection network with cache control mechanism IEICE Trans Inf Syst, 9 (863-870):
- [3] The MINC (multistage interconnection network with cache control mechanism) chip PROCEEDINGS OF THE ASP-DAC '98 - ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE 1998 WITH EDA TECHNO FAIR '98, 1998, : 337 - 338
- [4] Design and evaluation of the cache coherent multistage interconnection network with temporary directory ELECTRONICS AND COMMUNICATIONS IN JAPAN PART II-ELECTRONICS, 2006, 89 (09): : 11 - 23
- [7] Reliable multistage interconnection network design Peer-to-Peer Networking and Applications, 2016, 9 : 979 - 990
- [10] MINSimulate - A multistage interconnection network simulator ESM 2003: 17TH EUROPEAN SIMULATION MULTICONFERENCE: FOUNDATIONS FOR SUCCESSFUL MODELLING & SIMULATION, 2003, : 211 - 216