50-nm gate Schottky source/drain p-MOSFETs with a SiGe channel

被引:29
|
作者
Ikeda, K [1 ]
Yamashita, Y [1 ]
Endoh, A [1 ]
Fukano, T [1 ]
Hikosaka, K [1 ]
Mimura, T [1 ]
机构
[1] Fujitsu Labs Ltd, Atsugi, Kanagawa 2430197, Japan
关键词
germano-silicide; heterostructure; MOSFET; Schottky source/drain; SiGe; silicide; silicon-germanium-on-insulator (SGOI);
D O I
10.1109/LED.2002.805007
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
We propose new SiGe channel p-MOSFETs with germano-silicide Schottky source/drains (S/Ds). The Schottky barrier-height (SBH) for SiGe is expected to be low enough to improve the injection of carriers into the SiGe channel and, as a result, current drivability is also expected to improve. In this letter, we demonstrate the proposed Schottky S/D p-MOSFETs down to a 50-nm gate-length. The drain current and transconductance are -339 muA/mum and 285 muS/mum at V-GS = V-DS = -1.5 V, respectively. By increasing the Ge content in the SiGe channel from 30% to 35%, the drive current and transconductance can be improved up to 23% and 18%, respectively. This is partly due to the lower barrier-height for strained Si0.66Ge0.35 channel than those for strained Si0.7Ge0.3 channel device and partly due to the lower effective mass of the holes.
引用
收藏
页码:670 / 672
页数:3
相关论文
共 50 条
  • [21] Impact of source/drain tie on a 30 nm bottom gate MOSFETs
    Lin, Jyi-Tsong
    Lin, Jeng-Da
    Shiang-Shi, Kang
    Huang, Hau-Yuan
    Kao, Kung-Kai
    Eng, Yi-Chuen
    EDSSC: 2007 IEEE INTERNATIONAL CONFERENCE ON ELECTRON DEVICES AND SOLID-STATE CIRCUITS, VOLS 1 AND 2, PROCEEDINGS, 2007, : 585 - 588
  • [22] Operation of 16-nm InGaAs channel multi-gate MOSFETs with regrown source/drain
    Kinoshita, H.
    Kise, N.
    Yukimachi, A.
    Kanazawa, T.
    Miyamoto, Y.
    2016 COMPOUND SEMICONDUCTOR WEEK (CSW) INCLUDES 28TH INTERNATIONAL CONFERENCE ON INDIUM PHOSPHIDE & RELATED MATERIALS (IPRM) & 43RD INTERNATIONAL SYMPOSIUM ON COMPOUND SEMICONDUCTORS (ISCS), 2016,
  • [23] Thickness Dependence of Hole Mobility in Ultrathin SiGe-Channel p-MOSFETs
    Chleirigh, Cait Ni
    Theodore, N. David
    Fukuyama, H.
    Mure, S.
    Ehrke, H. -Ulrich
    Domenicucci, A.
    Hoyt, Judy L.
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2008, 55 (10) : 2687 - 2694
  • [24] Effect of substrate bias in bulk and SOI sige-channel p-MOSFETs
    Niu, GF
    Ruan, G
    SOLID-STATE ELECTRONICS, 1996, 39 (02) : 305 - 307
  • [25] Realization of silicon-germanium-tin (SiGeSn) source/drain stressors by Sn implant and solid phase epitaxy for strain engineering in SiGe channel P-MOSFETs
    Wang, Grace Huiqi
    Toh, Eng-Huat
    Chan, Taw Kuei
    Osipowicz, Thomas
    Foo, Yong-Lim
    Tung, Chih Hang
    Lo, Guo-Qiang
    Samudra, Ganesh
    Yeo, Yee-Chia
    2008 INTERNATIONAL SYMPOSIUM ON VLSI TECHNOLOGY, SYSTEMS AND APPLICATIONS (VLSI-TSA), PROCEEDINGS OF TECHNICAL PROGRAM, 2008, : 128 - +
  • [26] NEW OBSERVATION AND THE MODELING OF GATE AND DRAIN CURRENTS IN OFF-STATE P-MOSFETS
    CHEN, MJ
    CHAO, KC
    CHEN, CH
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 1994, 41 (05) : 734 - 739
  • [27] Enhanced mobility in 100 nm strained SiGe vertical P-MOSFETs fabricated by UHVCVD
    Jayanarayanan, S
    Prins, F
    Chen, XD
    Banerjee, S
    MATERIALS ISSUES IN NOVEL SI-BASED TECHNOLOGY, 2002, 686 : 75 - 79
  • [28] DC and AC characteristics of sub-50-nm MOSFETs with source/drain-to-gate nonoverlapped structure
    Lee, H
    Lee, J
    Shin, H
    IEEE TRANSACTIONS ON NANOTECHNOLOGY, 2002, 1 (04) : 219 - 225
  • [29] Numerical simulation of transconductance in Si/SiGe p-MOSFETs
    Sadovnikov, AD
    Nathan, A
    Manku, T
    SOLID-STATE ELECTRONICS, 1996, 39 (08) : 1199 - 1203
  • [30] Enhanced Hole Transport in Short-Channel Strained-SiGe p-MOSFETs
    Gomez, Leonardo
    Hashemi, Pouya
    Hoyt, Judy L.
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2009, 56 (11) : 2644 - 2651