50-nm gate Schottky source/drain p-MOSFETs with a SiGe channel

被引:29
|
作者
Ikeda, K [1 ]
Yamashita, Y [1 ]
Endoh, A [1 ]
Fukano, T [1 ]
Hikosaka, K [1 ]
Mimura, T [1 ]
机构
[1] Fujitsu Labs Ltd, Atsugi, Kanagawa 2430197, Japan
关键词
germano-silicide; heterostructure; MOSFET; Schottky source/drain; SiGe; silicide; silicon-germanium-on-insulator (SGOI);
D O I
10.1109/LED.2002.805007
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
We propose new SiGe channel p-MOSFETs with germano-silicide Schottky source/drains (S/Ds). The Schottky barrier-height (SBH) for SiGe is expected to be low enough to improve the injection of carriers into the SiGe channel and, as a result, current drivability is also expected to improve. In this letter, we demonstrate the proposed Schottky S/D p-MOSFETs down to a 50-nm gate-length. The drain current and transconductance are -339 muA/mum and 285 muS/mum at V-GS = V-DS = -1.5 V, respectively. By increasing the Ge content in the SiGe channel from 30% to 35%, the drive current and transconductance can be improved up to 23% and 18%, respectively. This is partly due to the lower barrier-height for strained Si0.66Ge0.35 channel than those for strained Si0.7Ge0.3 channel device and partly due to the lower effective mass of the holes.
引用
收藏
页码:670 / 672
页数:3
相关论文
共 50 条
  • [31] Three dimensionally stacked SiGe nanowire array and Gate-All-Around p-MOSFETs
    Bera, L. K.
    Nguyen, H. S.
    Singh, N.
    Liow, T. Y.
    Huang, D. X.
    Hoe, K. M.
    Tung, C. H.
    Fang, W. W.
    Rustagi, S. C.
    Jiang, Y.
    Lo, G. Q.
    Balasubramanian, N.
    Kwong, D. L.
    2006 INTERNATIONAL ELECTRON DEVICES MEETING, VOLS 1 AND 2, 2006, : 298 - 301
  • [32] Ge-channel p-MOSFETs with ZrO2 gate dielectrics
    Mandal, SK
    Chakraborty, S
    Maiti, CK
    MICROELECTRONIC ENGINEERING, 2005, 81 (2-4) : 206 - 211
  • [33] 20 nm Gate length Schottky MOSFETs with ultra-thin NiSi/epitaxial NiSi2 source/drain
    Knoll, L.
    Zhao, Q. T.
    Luptak, R.
    Trellenkamp, S.
    Bourdelle, K. K.
    Mantl, S.
    SOLID-STATE ELECTRONICS, 2012, 71 : 88 - 92
  • [34] Thermal emission of holes from confined levels in strained SiGe channel p-MOSFETS
    GamezCuatzin, H
    Marchand, JJ
    Bremond, G
    Garchery, L
    Campidelli, Y
    Berenguer, M
    THIN SOLID FILMS, 1997, 294 (1-2) : 211 - 213
  • [35] Integration of PtSi-based Schottky-barrier p-MOSFETs with a midgap tungsten gate
    Larrieu, G
    Dubois, E
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2005, 52 (12) : 2720 - 2726
  • [36] 50 nm MOSFETs with side-gates for induced source/drain extension
    Choi, BY
    Choi, WY
    Lee, JD
    Park, BG
    ELECTRONICS LETTERS, 2002, 38 (11) : 526 - 527
  • [37] A new 50-nm nMOSFET with side-gates for virtual source-drain extensions
    Choi, YJ
    Choi, BY
    Kim, KR
    Lee, JD
    Park, BG
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2002, 49 (10) : 1833 - 1835
  • [38] Source engineering in short channel double gate vertical SiGe-MOSFETs
    Mandal, SK
    Das, S
    Maiti, CK
    MATERIALS SCIENCE IN SEMICONDUCTOR PROCESSING, 2005, 8 (1-3) : 353 - 357
  • [39] Simulation of 50-nm Gate Graphene Nanoribbon Transistors
    Bondja, Cedric Nanmeni
    Geng, Zhansong
    Granzner, Ralf
    Pezoldt, Joerg
    Schwierz, Frank
    ELECTRONICS, 2016, 5 (01):
  • [40] HIGH-MOBILITY MODULATION-DOPED GRADED SIGE-CHANNEL P-MOSFETS
    VERDONCKTVANDEBROEK, S
    CRABBE, EF
    MEYERSON, BS
    HARAME, DL
    RESTLE, PJ
    STORK, JMC
    MEGDANIS, AC
    STANIS, CL
    BRIGHT, AA
    KROESEN, GMW
    WARREN, AC
    IEEE ELECTRON DEVICE LETTERS, 1991, 12 (08) : 447 - 449