Fuse-N: Framework for Unified Simulation Environment for Network-on-chip

被引:0
|
作者
Raina, Ashwini [1 ]
Muthukumar, V. [1 ]
机构
[1] Univ Nevada, Dept Elect & Comp Engn, Las Vegas, NV 89154 USA
关键词
NoC; Simulation framework; Scheduling; etc;
D O I
10.1109/ITNG.2009.237
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
Current uni-processor centric modeling methodology does not address the new design challenges introduced by MPSoCs, thus calling for efficient simulation frameworks capable of capturing the interplay between the application, the architecture, and the network. Addressing these new challenges requires a framework that assists the designer at different abstraction levels of system design. This paper concentrates on developing a framework for unified simulation environment for NoCs (fuse-N) which simplifies the design space exploration for NoCs by offering a comprehensive simulation support. The framework synthesizes the network infrastructure and the communication model and optimizes application mapping for design constraints. The proposed framework is a hardware-software co-design implementation using SystemC 2.1 and C++. Simulation results show the various design space explorations that can be performed by our framework.
引用
收藏
页码:871 / 876
页数:6
相关论文
共 50 条
  • [41] A Unified Error Control Coding Scheme to Enhance the Reliability of a Hybrid Wireless Network-on-Chip
    Ganguly, Amlan
    Pande, Partha
    Belzer, Benjamin
    Nojeh, Alireza
    2011 IEEE INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT TOLERANCE IN VLSI AND NANOTECHNOLOGY SYSTEMS (DFT), 2011, : 277 - 285
  • [42] Multi-objective Network-on-Chip Synthesis with Transaction Level Simulation
    Li, Xinyu
    Hammami, Omar
    2010 INTERNATIONAL CONFERENCE ON MICROELECTRONICS, 2010, : 487 - 490
  • [43] PaSE: A Parallel Speedup Estimation Framework for Network-on-Chip based Multicore Systems
    Dharb, Ghassan
    Mansoor, Naseef
    Shahriat, Sajeed
    Ganguly, Amlan
    2017 EIGHTH INTERNATIONAL GREEN AND SUSTAINABLE COMPUTING CONFERENCE (IGSC), 2017,
  • [44] A flexible data processing framework for heterogeneous processing environments: RF Network-on-Chip™
    Braun, Martin
    Pendlum, Jonathon
    2017 INTERNATIONAL CONFERENCE ON FPGA RECONFIGURATION FOR GENERAL-PURPOSE COMPUTING (FPGA4GPC), 2017, : 1 - 6
  • [45] Study of Hierarchical N-Body Methods for Network-on-Chip Architectures
    Xu, Thomas Canhao
    Liljeberg, Pasi
    Tenhunen, Hannu
    EURO-PAR 2011: PARALLEL PROCESSING WORKSHOPS, PT II, 2012, 7156 : 365 - 374
  • [46] A Framework for Network-On-Chip Comparison Based on OpenSPARC T2 Processor
    Causapruno, G.
    Audero, A.
    Tota, S.
    Roch, M. Ruo
    APPLICATIONS IN ELECTRONICS PERVADING INDUSTRY, ENVIRONMENT AND SOCIETY, APPLEPIES 2014, 2016, 351 : 99 - 105
  • [47] Accurate Asynchronous Network-on-Chip Simulation Based on a Delay-Aware Model
    Onizawa, Naoya
    Funazaki, Tomoyoshi
    Matsumoto, Atsushi
    Hanyu, Takahiro
    IEEE ANNUAL SYMPOSIUM ON VLSI (ISVLSI 2010), 2010, : 357 - 362
  • [48] YaNoC: Yet another Network-on-Chip Simulation Acceleration Engine using FPGAs
    Prasad, Prabhu B. M.
    Parane, Khyamling
    Talawar, Basavaraj
    2018 31ST INTERNATIONAL CONFERENCE ON VLSI DESIGN AND 2018 17TH INTERNATIONAL CONFERENCE ON EMBEDDED SYSTEMS (VLSID & ES), 2018, : 67 - 72
  • [49] Detailed and Highly Parallelizable Cycle-Accurate Network-on-Chip Simulation on GPGPU
    Charif, Amir
    Coelho, Alexandre
    Zergainoh, Nacer-Eddine
    Nicolaidis, Michael
    2017 22ND ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC), 2017, : 672 - 677
  • [50] Application-specific Network-on-Chip Design Space Exploration Framework for Neuromorphic Processor
    Kang, Ziyang
    Wang, Shiying
    Wang, Lei
    Li, Shiming
    Qu, Lianhua
    Shi, Wei
    Gong, Rui
    Xu, Weixia
    17TH ACM INTERNATIONAL CONFERENCE ON COMPUTING FRONTIERS 2020 (CF 2020), 2020, : 71 - 80