Fuse-N: Framework for Unified Simulation Environment for Network-on-chip

被引:0
|
作者
Raina, Ashwini [1 ]
Muthukumar, V. [1 ]
机构
[1] Univ Nevada, Dept Elect & Comp Engn, Las Vegas, NV 89154 USA
关键词
NoC; Simulation framework; Scheduling; etc;
D O I
10.1109/ITNG.2009.237
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
Current uni-processor centric modeling methodology does not address the new design challenges introduced by MPSoCs, thus calling for efficient simulation frameworks capable of capturing the interplay between the application, the architecture, and the network. Addressing these new challenges requires a framework that assists the designer at different abstraction levels of system design. This paper concentrates on developing a framework for unified simulation environment for NoCs (fuse-N) which simplifies the design space exploration for NoCs by offering a comprehensive simulation support. The framework synthesizes the network infrastructure and the communication model and optimizes application mapping for design constraints. The proposed framework is a hardware-software co-design implementation using SystemC 2.1 and C++. Simulation results show the various design space explorations that can be performed by our framework.
引用
收藏
页码:871 / 876
页数:6
相关论文
共 50 条
  • [31] FTNoCSim: A new Simulation platform for Evaluating Network-on-Chip Reliability
    Kadri, Nassima
    Yahiaoui, Ala Eddine
    Kandi, Mohamed Mehdi
    Koudil, Mouloud
    2018 25TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS (ICECS), 2018, : 421 - 424
  • [32] Sampling-based Approaches to Accelerate Network-on-Chip Simulation
    Dai, Wenbo
    Jerger, Natalie Enright
    2014 EIGHTH IEEE/ACM INTERNATIONAL SYMPOSIUM ON NETWORKS-ON-CHIP (NOCS), 2014, : 41 - 48
  • [33] Network-on-chip modeling for system-level multiprocessor simulation
    Madsen, J
    Mahadevan, S
    Virk, K
    Gonzalez, M
    RTSS 2003: 24TH IEEE INTERNATIONAL REAL-TIME SYSTEMS SYMPOSIUM, PROCEEDINGS, 2003, : 265 - 274
  • [34] POSEIDON: A Framework for Application-Specific Network-on-Chip Synthesis for Heterogeneous Chip Multiprocessors
    Kwon, Soohyun
    Pasricha, Sudeep
    Cho, Jeonghun
    2011 12TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN (ISQED), 2011, : 182 - 188
  • [35] Simulation and Performance Evaluation of a Network-on-Chip Architecture based on SystemC
    Thanh-Vu Le-Van
    Xuan-Tu Tran
    Dien-Tap Ngo
    2012 INTERNATIONAL CONFERENCE ON ADVANCED TECHNOLOGIES FOR COMMUNICATIONS (ATC 2012), 2012, : 170 - 175
  • [36] APPROX-NoC: A Data Approximation Framework for Network-On-Chip Architectures
    Boyapati, Rahul
    Huang, Jiayi
    Majumder, Pritam
    Yum, Ki Hwan
    Kim, Eun Jung
    44TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA 2017), 2017, : 666 - 677
  • [37] Hybrid Network-on-Chip: An Application-Aware Framework for Big Data
    Fang, Juan
    Liu, Sitong
    Liu, Shijian
    Cheng, Yanjin
    Yu, Lu
    COMPLEXITY, 2018,
  • [38] System scenarios-based architecture level exploration of SDR application using a network-on-chip simulation framework
    Zompakis, Nikolaos
    Bartzas, Alexandros
    Catthoor, Francky
    Soudris, Dimitrios
    MICROPROCESSORS AND MICROSYSTEMS, 2013, 37 (6-7) : 544 - 553
  • [39] An Unified Online Fault-tolerant Mechanism for FIFO Faults in Network-on-Chip Router
    Xu, Linfu
    Hang, Yanxi
    Guo, Pengfei
    Dai, Qiang
    2016 13TH IEEE INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY (ICSICT), 2016, : 1419 - 1421
  • [40] PANACA: An Open-Source Configurable Network-on-Chip Simulation Platform
    Haase, Julian
    Gross, Alexander
    Feichter, Maximilian
    Goehringer, Diana
    2022 35TH SBC/SBMICRO/IEEE/ACM SYMPOSIUM ON INTEGRATED CIRCUITS AND SYSTEMS DESIGN (SBCCI 2022), 2022,