YaNoC: Yet another Network-on-Chip Simulation Acceleration Engine using FPGAs

被引：9

作者：

Prasad, Prabhu B. M. ^{[1
]}

Parane, Khyamling ^{[1
]}

Talawar, Basavaraj ^{[1
]}

机构：

[1] Natl Inst Technol Karnataka, SPARK Lab, Mangalore, India

来源：

2018 31ST INTERNATIONAL CONFERENCE ON VLSI DESIGN AND 2018 17TH INTERNATIONAL CONFERENCE ON EMBEDDED SYSTEMS (VLSID & ES) | 2018年

关键词：

Network-on-Chip; NoC; FPGA; Simulation acceleration; Custom topology;

D O I：

10.1109/VLSID.2018.39

中图分类号：

TP [自动化技术、计算机技术];

学科分类号：

0812 ;

摘要：

In this paper, we present an FPGA based NoC simulation framework, YaNoC, that supports the creation of standard and custom topologies, design of routing algorithms, generation of various synthetic traffic patterns, and exploration of a full set of microarchitectural parameters. The framework supports all standard minimal routing algorithms for conventional NoCs and implements table based routing to support the creation of new routing algorithm. A custom topology called Diagonal Mesh (DMesh) has been evaluated using table based and a modified version of the XY routing algorithm. Mesh and DMesh topologies saturate at the injection rates of 45 % and 55 %. We find that the Table based routing implementation consumes 0.98x fewer hardware resources than the conventional XY routing. We observed the speedup of 2548x compared to the Booksim software simulator. YaNoC achieves speedup of 2.54x and 25x with respect to CONNECT and DART FPGA based NoC simulators.

引用

页码：67 / 72

页数：6

共 50 条

[1] YaNoC: Yet Another Network-on-Chip Simulation Acceleration Engine Supporting Congestion-Aware Adaptive Routing Using FPGAs
Parane, Khyamling
Prasad, B. M. Prabhu
Talawar, Basavaraj
JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2019, 28 (12)
[2] A Scalable Network-on-Chip based Neural Network Implementation on FPGAs
Thanh Thi Thanh Bui
Phillips, Braden
2019 IEEE - RIVF INTERNATIONAL CONFERENCE ON COMPUTING AND COMMUNICATION TECHNOLOGIES (RIVF), 2019, : 30 - 35
[3] Computational Network-on-Chip as Convolution Engine
Lu, Zhonghai
Liu, Mingrui
2024 INTERNATIONAL VLSI SYMPOSIUM ON TECHNOLOGY, SYSTEMS AND APPLICATIONS, VLSI TSA, 2024,
[4] Evaluating network-on-chip for homogeneous embedded multiprocessors in FPGAs
Freitas, Henrique C.
Colomb, Dalton M.
Kastensmidt, Fernanda L.
Navaux, Philippe O. A.
2007 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, 2007, : 3776 - +
[5] Impact of Dynamic Partial Reconfiguration on CONNECT Network-on-Chip for FPGAs
Ahmed, Ramy
Mostafa, Hassan
Khalil, A. H.
2018 13TH INTERNATIONAL CONFERENCE ON DESIGN & TECHNOLOGY OF INTEGRATED SYSTEMS IN NANOSCALE ERA (DTIS 2018), 2018,
[6] Implementation of a Configurable Router for Embedded Network-on-Chip Support in FPGAs
Pau, Ronny
Manjikian, Naraig
2008 JOINT IEEE NORTH-EAST WORKSHOP ON CIRCUITS AND SYSTEMS AND TAISA CONFERENCE, 2008, : 25 - 28
[7] Design of a reconfigurable network-on-chip for next generation FPGAs using Dynamic Partial Reconfiguration
Ramy, Ahmed
Mostafa, Hassan
Khalil, A. H.
MICROELECTRONICS JOURNAL, 2021, 108
[8] EmuNoC: Hybrid Emulation for Fast and Flexible Network-on-Chip Prototyping on FPGAs
Tan, Yee Yang
Staudigl, Felix
Juenger, Lukas
Drewes, Anna
Leupers, Rainer
Joseph, Jan Moritz
2022 32ND INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE LOGIC AND APPLICATIONS, FPL, 2022, : 334 - 341
[9] Experimental evaluation and comparison of two recent Network-on-Chip routers for FPGAs
Manokaran, Jenita Priya Rajamanickam
Khalid, Mohammed A. S.
MICROPROCESSORS AND MICROSYSTEMS, 2017, 51 : 134 - 141
[10] Accelerating Network-on-Chip Simulation via Sampling
Dai, Wenbo
Jerger, Natalie Enright
2014 IEEE INTERNATIONAL SYMPOSIUM ON PERFORMANCE ANALYSIS OF SYSTEMS AND SOFTWARE (ISPASS), 2014, : 135 - 136

← 1 2 3 4 5 →