Flip-Flop Upsets From Single-Event-Transients in 65 nm Clock Circuits

被引：12

作者：

Wissel, Larry ^{[1
]}

Heidel, David F. ^{[2
]}

Gordon, Michael S. ^{[2
]}

Rodbell, Kenneth P. ^{[2
]}

Stawiasz, Kevin ^{[2
]}

Cannon, Ethan H. ^{[1
]}

机构：

[1] IBM Corp, Syst & Technol Grp, Essex Jct, VT 05452 USA

[2] IBM Corp, TJ Watson Res Lab, Yorktown Hts, NY 10598 USA

来源：

IEEE TRANSACTIONS ON NUCLEAR SCIENCE | 2009年 / 56卷 / 06期

关键词：

Flip-flop; single-event transient; soft error;

D O I：

10.1109/TNS.2009.2033997

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

This paper describes upsets of 65 nm flip-flops caused by Single-Event-Transients in clock-tree circuits. The upset rate is predicted through modeling, and compared to upset rates measured on a 65 nm test chip with 15 MeV carbon ions and 148 MeV protons.

引用

页码：3145 / 3151

页数：7

共 50 条

[31] Monte-Carlo Based Charge Sharing Investigations on a Bulk 65 nm RHBD Flip-Flop
Uznanski, Slawosz
Gasiot, Gilles
Roche, Philippe
Autran, Jean-Luc
Ferlet-Cavrois, Veronique
IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2010, 57 (06) : 3267 - 3272
[32] Novel Time Redundant Flip-Flop Structure to Attenuate the Single-Event Transient
Hu, Chunmei
Du, Yankang
Chen, Jianjun
Chi, Yaqing
Chen, Haiyan
2016 13TH IEEE INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY (ICSICT), 2016, : 1203 - 1205
[33] A Quatro-Based 65-nm Flip-Flop Circuit for Soft-Error Resilience
Li, Y. -Q.
Wang, H. -B.
Liu, R.
Chen, L.
Nofal, I.
Shi, S. -T.
He, A. -L
Guo, G.
Baeg, S. H.
Wen, S. -J.
Wong, R.
Chen, M.
Wu, Q.
IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2017, 64 (06) : 1554 - 1561
[34] TSPC-DICE: A Single Phase Clock High Performance SEU Hardened Flip-flop
Jahinuzzaman, Shah M.
Islam, Riadul
53RD IEEE INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, 2010, : 73 - 76
[35] A Synchronized 35 GHz Divide-by-5 TSPC Flip-Flop Clock Divider in 22 nm FDSOI
Probst, Florian
Engelmann, Andre
Weigel, Robert
2023 ASIA-PACIFIC MICROWAVE CONFERENCE, APMC, 2023, : 212 - 214
[36] Heavy Ion Testing and Single Event Upset Rate Prediction Considerations for a DICE Flip-Flop
Warren, Kevin M.
Sternberg, Andrew L.
Black, Jeffrey D.
Weller, Robert A.
Reed, Robert A.
Mendenhall, Marcus H.
Schrimpf, Ronald D.
Massengill, Lloyd W.
IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2009, 56 (06) : 3130 - 3137
[37] A Low-Power Radiation-Hardened Flip-Flop with Stacked Transistors in a 65 nm FDSOI Process
Maruoka, Haruki
Hifumi, Masashi
Furuta, Jun
Kobayashi, Kazutoshi
IEICE TRANSACTIONS ON ELECTRONICS, 2018, E101C (04): : 273 - 280
[38] A dual redundancy radiation-hardened flip-flop based on a C-element in a 65 nm process
Chen Gang
Gao Bo
Gong Min
JOURNAL OF SEMICONDUCTORS, 2013, 34 (09)
[39] Angled Flip-Flop Single-Event Cross Sections for Submicron Bulk CMOS Technologies
Gaspard, N.
Jagannathan, S.
Diggins, Z.
Reece, T.
Wen, S-J.
Wong, R.
Lilja, K.
Bounasser, M.
Loveless, T. D.
Holman, W. T.
Bhuva, B. L.
Massengill, L. W.
2013 14TH EUROPEAN CONFERENCE ON RADIATION AND ITS EFFECTS ON COMPONENTS AND SYSTEMS (RADECS), 2013,
[40] The orientational dependence of single event upsets and multiple-cell upsets in 65 nm dual DICE SRAM
Luo, YinYong
Zhang, FengQi
Wei, Chen
Ding, LiLi
Pan, XiaoYu
MICROELECTRONICS RELIABILITY, 2019, 94 : 24 - 31

← 1 2 3 4 5 →