Architecture Design of the High Integrated System-on-Chip for Biomedical Applications

被引：0

作者：

Rozanowski, Krzysztof ^{[1
]}

Sondej, Tadeusz ^{[2
]}

机构：

[1] Mil Inst Aviat Med, Aviat Bioengn Dept, Warsaw, Poland

[2] Mil Univ Technol, Dept Elect, Warsaw, Poland

来源：

MIXED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, MIXDES 2013 | 2013年

关键词：

biosensor; biomedical monitoring; body-area sensors; health monitoring; analog front-end; ECG; EMG; system-on-chip (SoC); signal acquisition; ASIC; SOC;

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

The article describes a new microchip measuring technology known as "BioSystem-on-Chip" (BioSoC). The solution will consist of an application-specific integrated circuit containing analog/digital signal processing circuits and a microcontroller for signal processing and analysis. Dedicated interfaces will enable measuring psycho-physiological signals immediately after connecting external measurement sensors, without the need for any calibration. The integrated microcontroller core will ensure necessary control capabilities and the processing and analysis of measurands. The BioSoC's structure will enable designing a complete monitoring and diagnostic system using a minimum number of discrete components. This approach will make the BioSoC integrable with new generation smartphones, without limitation, allowing for adding innovative human physiology monitoring functionalities. The proposed BioSoC architecture contains analog front-end circuits (with alternative designs available), an analog/digital processing circuit supported by DMA channels, a dedicated autonomous sampling engine, a 32-bit processor with integral SRAM, and required peripherals.

引用

页码：529 / 533

页数：5

共 50 条

[1] System-on-chip design with dataflow architecture
Wu, BF
Peng, CL
PROCEEDINGS OF THE 8TH INTERNATIONAL CONFERENCE ON COMPUTER SUPPORTED COOPERATIVE WORK IN DESIGN, VOL 2, 2004, : 712 - 716
[2] Imaging system-on-chip: Design and applications
El Gamal, A
2003 IEEE LEOS ANNUAL MEETING CONFERENCE PROCEEDINGS, VOLS 1 AND 2, 2003, : 690 - 691
[3] VLSI design of turbo decoder for integrated communication system-on-chip applications
Fang, WC
Sethuram, A
Belevi, K
PROCEEDINGS OF THE 2003 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL II: COMMUNICATIONS-MULTIMEDIA SYSTEMS & APPLICATIONS, 2003, : 117 - 120
[4] An efficient bus architecture for system-on-chip design
Cordan, B
PROCEEDINGS OF THE IEEE 1999 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 1999, : 623 - 626
[5] Low power system-on-chip platform architecture for high performance applications
Lo, WC
Erdogan, A
Arslan, T
SYSTEM-ON-CHIP FOR REAL-TIME APPLICATIONS, 2003, : 349 - 356
[6] Efficient bus architecture for system-on-chip design
Cordan, Bill
Proceedings of the Custom Integrated Circuits Conference, 1999, : 623 - 626
[7] Design of an architecture for Multiprocessor System-on-Chip (MPSoC)
Hu Yue-li
Ding Qian
2006 CONFERENCE ON HIGH DENSITY MICROSYSTEM DESIGN AND PACKAGING AND COMPONENT FAILURE ANALYSIS (HDP '06), PROCEEDINGS, 2006, : 267 - +
[8] Design methodology of a configurable system-on-chip architecture
Wallner, S
12TH ANNUAL IEEE SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES, PROCEEDINGS, 2004, : 283 - 284
[9] System-on-chip architecture design for intelligent sensor networks
Fang, Wai-Chi
Kedar, Sharon
Owen, Susan
Wei, Gu-Yeon
Brooks, David
IIH-MSP: 2006 INTERNATIONAL CONFERENCE ON INTELLIGENT INFORMATION HIDING AND MULTIMEDIA SIGNAL PROCESSING, PROCEEDINGS, 2006, : 579 - +
[10] Generic architecture platform for multiprocessor system-on-chip design
Baghdadi, A
Zergainoh, NE
Lyonnard, D
Jerraya, AA
ARCHITECTURE AND DESIGN OF DISTRIBUTED EMBEDDED SYSTEMS, 2001, 61 : 53 - 63

← 1 2 3 4 5 →