Architecture Design of the High Integrated System-on-Chip for Biomedical Applications

被引:0
|
作者
Rozanowski, Krzysztof [1 ]
Sondej, Tadeusz [2 ]
机构
[1] Mil Inst Aviat Med, Aviat Bioengn Dept, Warsaw, Poland
[2] Mil Univ Technol, Dept Elect, Warsaw, Poland
关键词
biosensor; biomedical monitoring; body-area sensors; health monitoring; analog front-end; ECG; EMG; system-on-chip (SoC); signal acquisition; ASIC; SOC;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
The article describes a new microchip measuring technology known as "BioSystem-on-Chip" (BioSoC). The solution will consist of an application-specific integrated circuit containing analog/digital signal processing circuits and a microcontroller for signal processing and analysis. Dedicated interfaces will enable measuring psycho-physiological signals immediately after connecting external measurement sensors, without the need for any calibration. The integrated microcontroller core will ensure necessary control capabilities and the processing and analysis of measurands. The BioSoC's structure will enable designing a complete monitoring and diagnostic system using a minimum number of discrete components. This approach will make the BioSoC integrable with new generation smartphones, without limitation, allowing for adding innovative human physiology monitoring functionalities. The proposed BioSoC architecture contains analog front-end circuits (with alternative designs available), an analog/digital processing circuit supported by DMA channels, a dedicated autonomous sampling engine, a 32-bit processor with integral SRAM, and required peripherals.
引用
收藏
页码:529 / 533
页数:5
相关论文
共 50 条
  • [31] An integrated system-on-chip test framework
    Larsson, E
    Peng, Z
    DESIGN, AUTOMATION AND TEST IN EUROPE, CONFERENCE AND EXHIBITION 2001, PROCEEDINGS, 2001, : 138 - 144
  • [32] System-on-Chip Photonic Integrated Circuits
    Kish, Fred
    Lal, Vikrant
    Evans, Peter
    Corzine, Scott W.
    Ziari, Mehrdad
    Butrie, Tim
    Reffle, Mike
    Tsai, Huan-Shang
    Dentai, Andrew
    Pleumeekers, Jacco
    Missey, Mark
    Fisher, Matt
    Murthy, Sanjeev
    Salvatore, Randal
    Samra, Parmijit
    Demars, Scott
    Kim, Naksup
    James, Adam
    Hosseini, Amir
    Studenkov, Pavel
    Lauermann, Matthias
    Going, Ryan
    Lu, Mingzhi
    Zhang, Jiaming
    Tang, Jie
    Bostak, Jeff
    Vallaitis, Thomas
    Kuntz, Matthias
    Pavinski, Don
    Karanicolas, Andrew
    Behnia, Babak
    Engel, Darrell
    Khayam, Omer
    Modi, Nikhil
    Chitgarha, Mohammad Reza
    Mertz, Pierre
    Ko, Wilson
    Maher, Robert
    Osenbach, John
    Rahn, Jeffrey T.
    Sun, Han
    Wu, Kuang-Tsan
    Mitchell, Matthew
    Welch, David
    IEEE JOURNAL OF SELECTED TOPICS IN QUANTUM ELECTRONICS, 2018, 24 (01)
  • [33] Design and CMOS Implementation of a Low Power System-on-chip Integrated Circuit
    Gu, Haolin
    Shan, Weiwei
    Yu, Yunfan
    Lu, Yinchao
    FRONTIERS OF MANUFACTURING AND DESIGN SCIENCE II, PTS 1-6, 2012, 121-126 : 755 - 759
  • [34] Low Power Chip & System Design for Biomedical Applications
    Otis, Brian
    2013 IEEE CUSTOM INTEGRATED CIRCUITS CONFERENCE (CICC), 2013,
  • [35] A HIGH PERFORMANCE SYSTEM-ON-CHIP ARCHITECTURE FOR DIGITAL WIDEBAND RADAR RECEIVER
    Pang, Long
    Zhao, Min
    Luo, Yue-dong
    2014 12TH INTERNATIONAL CONFERENCE ON SIGNAL PROCESSING (ICSP), 2014, : 2106 - 2109
  • [36] A Hybrid Integrated High-Gain Antenna With an On-Chip Radiator Backed by Off-Chip Ground for System-on-Chip Applications
    Song, Yexi
    Kang, Kai
    Tian, Yin
    Wu, Yunqiu
    Li, Zhiqiang
    Guo, Yingjiang
    Ban, Yongling
    Liu, Jun
    Tang, Xiaohong
    Liu, Huihua
    Yang, Jie
    IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2017, 7 (01): : 114 - 122
  • [37] An embedded DRAM macro architecture for system-on-chip
    Sunaga, T
    Hosokawa, K
    Watanabe, S
    Mori, M
    CANADIAN JOURNAL OF ELECTRICAL AND COMPUTER ENGINEERING-REVUE CANADIENNE DE GENIE ELECTRIQUE ET INFORMATIQUE, 2001, 26 (3-4): : 131 - 134
  • [38] IP Core Based Architecture of Telecommand System-on-Chip (SoC) for Spacecraft applications
    Rajesvari, R.
    Manoj, G.
    Ponrani, Angelin M.
    Annie, Merin Joy
    INTERNATIONAL CONFERENCE ON SIGNAL PROCESSING, IMAGE PROCESSING AND PATTERN RECOGNITION (ICSIPR 2013), 2013, : 163 - 168
  • [39] A configurable system-on-chip architecture for embedded devices
    Wallner, S
    ADVANCES IN COMPUTER SYSTEMS ARCHITECTURE, PROCEEDINGS, 2004, 3189 : 58 - 71
  • [40] An embedded DRAM macro architecture for system-on-chip
    Sunaga, Toshio
    Hosokawa, Kohji
    Watanabe, Shinpei
    Mori, Masaya
    Canadian Journal of Electrical and Computer Engineering, 2001, 26 (3-4) : 131 - 134