Architecture Design of the High Integrated System-on-Chip for Biomedical Applications

被引:0
|
作者
Rozanowski, Krzysztof [1 ]
Sondej, Tadeusz [2 ]
机构
[1] Mil Inst Aviat Med, Aviat Bioengn Dept, Warsaw, Poland
[2] Mil Univ Technol, Dept Elect, Warsaw, Poland
关键词
biosensor; biomedical monitoring; body-area sensors; health monitoring; analog front-end; ECG; EMG; system-on-chip (SoC); signal acquisition; ASIC; SOC;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
The article describes a new microchip measuring technology known as "BioSystem-on-Chip" (BioSoC). The solution will consist of an application-specific integrated circuit containing analog/digital signal processing circuits and a microcontroller for signal processing and analysis. Dedicated interfaces will enable measuring psycho-physiological signals immediately after connecting external measurement sensors, without the need for any calibration. The integrated microcontroller core will ensure necessary control capabilities and the processing and analysis of measurands. The BioSoC's structure will enable designing a complete monitoring and diagnostic system using a minimum number of discrete components. This approach will make the BioSoC integrable with new generation smartphones, without limitation, allowing for adding innovative human physiology monitoring functionalities. The proposed BioSoC architecture contains analog front-end circuits (with alternative designs available), an analog/digital processing circuit supported by DMA channels, a dedicated autonomous sampling engine, a 32-bit processor with integral SRAM, and required peripherals.
引用
收藏
页码:529 / 533
页数:5
相关论文
共 50 条
  • [41] MediaSoC: A system-on-chip architecture for multimedia application
    Liu, P
    Wang, WD
    Xiao, ZB
    Lai, LY
    Teng, ZW
    Yu, GJ
    Yao, YB
    Chen, KM
    Jiang, ZD
    Zhang, YX
    Zhou, J
    Cai, WG
    Zhai, ZB
    Shi, C
    Yao, QD
    PROCEEDINGS OF 2005 IEEE INTERNATIONAL WORKSHOP ON VLSI DESIGN AND VIDEO TECHNOLOGY, 2005, : 161 - 164
  • [42] Field configurable system-on-chip device architecture
    Knapp, S
    Tavana, D
    PROCEEDINGS OF THE IEEE 2000 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2000, : 155 - 158
  • [43] High level system-on-chip design using UML and SystemC
    Correa, Blanca Alicia
    Eusse, Juan Fernando
    Munera, Danny
    Aedo, Jose Edinson
    Velez, Juan Fernando
    CERMA 2007: ELECTRONICS, ROBOTICS AND AUTOMOTIVE MECHANICS CONFERENCE, PROCEEDINGS, 2007, : 740 - 745
  • [44] Robust VLSI architecture for system-on-chip design and its implementation in viterbi decoder
    Hatakawa, Y
    Yoshizawa, S
    Miyanaga, Y
    2005 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), VOLS 1-6, CONFERENCE PROCEEDINGS, 2005, : 25 - 28
  • [45] An architecture and design tool flow for embedding a virtual FPGA into a reconfigurable system-on-chip
    Wiersema, Tobias
    Bockhorn, Arne
    Platzner, Marco
    COMPUTERS & ELECTRICAL ENGINEERING, 2016, 55 : 112 - 122
  • [46] Asynchronous techniques for system-on-chip design
    Martin, Alain J.
    Nystroem, Mika
    PROCEEDINGS OF THE IEEE, 2006, 94 (06) : 1089 - 1120
  • [47] SoCDAL: System-on-chip design accelerator
    Ahn, Yongjin
    Han, Keesung
    Lee, Ganghee
    Song, Hyunjik
    Yoo, Junhee
    Choi, Kiyoung
    Feng, Xingguang
    ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS, 2008, 13 (01)
  • [48] System-on-Chip (SOC) Design for CNC System
    Chen, Youdong
    Wei, Hongxing
    Sun, Kai
    Wang, Tianmiao
    Zou, Yong
    ISIE: 2009 IEEE INTERNATIONAL SYMPOSIUM ON INDUSTRIAL ELECTRONICS, 2009, : 685 - +
  • [49] Design of the TRIO system-on-chip for aerospace
    Kottaras, G
    Sarris, E
    Paschalidis, B
    Stamatopoulos, N
    Paschalidis, N
    IEEE TRANSACTIONS ON AEROSPACE AND ELECTRONIC SYSTEMS, 2004, 40 (03) : 862 - 878
  • [50] Testability issues of system-on-chip design
    Novak, F
    INFORMACIJE MIDEM-JOURNAL OF MICROELECTRONICS ELECTRONIC COMPONENTS AND MATERIALS, 2001, 31 (02): : 84 - 87