Vertically Stacked-NanoWires MOSFETs in a Replacement Metal Gate Process with Inner Spacer and SiGe Source/Drain

被引：0

作者：

Barraud, S. ^{[1
]}

Lapras, V. ^{[1
]}

Samson, M. P. ^{[2
]}

Gaben, L. ^{[1
,2
]}

Grenouillet, L. ^{[1
]}

Maffini-Alvaro, V. ^{[1
]}

Morand, Y. ^{[2
]}

Daranlot, J. ^{[1
]}

Rambal, N. ^{[1
]}

Previtalli, B. ^{[1
]}

Reboi, S. ^{[1
]}

Tabone, C. ^{[1
]}

Coquand, R. ^{[1
]}

Augendre, E. ^{[1
]}

Rozeau, O. ^{[1
]}

Hartmann, J. M. ^{[1
]}

Vizioz, C. ^{[1
]}

Arvet, C.

Pimenta-Barros, P. ^{[1
]}

Posseme, N. ^{[1
]}

Loup, V. ^{[1
]}

Comboroure, C. ^{[2
]}

Euvrard, C. ^{[1
]}

Baian, V. ^{[1
]}

Tinti, I. ^{[1
]}

Audoit, G. ^{[1
]}

Bernier, N. ^{[1
]}

Cooper, D. ^{[1
]}

Saghi, Z. ^{[1
]}

Allain, F. ^{[1
]}

Toffoli, A. ^{[1
]}

Faynot, O. ^{[1
]}

Vinet, M. ^{[1
]}

机构：

[1] CEA, LETI, MINATEC Campus, F-38054 Grenoble, France

[2] STMicroelectronics, 850 Rue J Monnet, F-38920 Crolles, France

来源：

2016 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM) | 2016年

关键词：

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

We report on vertically stacked horizontal Si NanoWires (NW) p-MOSFETs fabricated with a replacement metal gate (RMG) process. For the first time, stacked-NWs transistors are integrated with inner spacers and SiGe source drain (S/D) stressors. Recessed and epitaxially re-grown SiGe(B) S/D junctions are shown to be efficient to inject strain into Si p-channels. The Precession Electron Diffraction (PED) technique, with a nm-scale precision, is used to quantify the deformation and provide useful information about strain fields at different stages of the fabrication process. Finally, a significant compressive strain and excellent short-channel characteristics are demonstrated in stacked-NWs p-FETs.

引用

页数：4

共 36 条

[1] Gate-All-Around MOSFETs based on Vertically Stacked Horizontal Si Nanowires in a Replacement Metal Gate Process on Bulk Si Substrates
Mertens, H.
Ritzenthaler, R.
Hikavyy, A.
Kim, M. S.
Tao, Z.
Wostyn, K.
Chew, S. A.
De Keersgieter, A.
Mannaert, G.
Rosseel, E.
Schram, T.
Devriendt, K.
Tsvetanova, D.
Dekkers, H.
Demuynck, S.
Chasin, A.
Van Besien, E.
Dangol, A.
Godny, S.
Douhard, B.
Bosman, N.
Richard, O.
Geypen, J.
Bender, H.
Barla, K.
Mocuta, D.
Horiguchi, N.
Thean, A. V-Y
2016 IEEE SYMPOSIUM ON VLSI TECHNOLOGY, 2016,
[2] 4-Levels Vertically Stacked SiGe Channel Nanowires Gate-All-Around Transistor with Novel Channel Releasing and Source and Drain Silicide Process
Cheng, Xiaohong
Li, Yongliang
Zhao, Fei
Chen, Anlan
Liu, Haoyan
Li, Chun
Zhang, Qingzhu
Yin, Huaxiang
Luo, Jun
Wang, Wenwu
NANOMATERIALS, 2022, 12 (05)
[3] 50-nm gate Schottky source/drain p-MOSFETs with a SiGe channel
Ikeda, K
Yamashita, Y
Endoh, A
Fukano, T
Hikosaka, K
Mimura, T
IEEE ELECTRON DEVICE LETTERS, 2002, 23 (11) : 670 - 672
[4] Characteristics of Stacked Gate-All-Around Si Nanosheet MOSFETs With Metal Sidewall Source/Drain and Their Impacts on CMOS Circuit Properties
Sung, Wen-Li
Li, Yiming
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2021, 68 (06) : 3124 - 3128
[5] Damascene metal gate MOSFETs with Co silicided source/drain and high-k gate dielectrics
Matsuo, K
Saito, T
Yagishita, A
Iinuma, T
Murakoshi, A
Nakajima, K
Omoto, S
Suguro, K
2000 SYMPOSIUM ON VLSI TECHNOLOGY, DIGEST OF TECHNICAL PAPERS, 2000, : 70 - 71
[6] Study on Etch Slope in Fin and Source/Drain Etch Process of Vertically-Stacked Nanosheet Gate-All-Around MOSFET
Kim, Sihyun
Lee, Kitae
Park, Byung-Gook
2020 IEEE SILICON NANOELECTRONICS WORKSHOP (SNW), 2020, : 99 - 100
[7] Optimum source/drain overlap design for 16 nm high-k/metal gate MOSFETs
Jang, Junyong
Lim, Towoo
Kim, Youngmin
SEMICONDUCTOR SCIENCE AND TECHNOLOGY, 2009, 24 (10)
[8] On the low-frequency noise of pMOSFETs with embedded SiGe source/drain and fully silicided metal gate
Simoen, E.
Verheyen, P.
Shickova, A.
Loo, R.
Claeys, C.
IEEE ELECTRON DEVICE LETTERS, 2007, 28 (11) : 987 - 989
[9] New Observations in LOD Effect of 45-nm P-MOSFETs With Strained SiGe Source/Drain and Dummy Gate
Cheng, Chung-Yun
Fang, Yean-Kuen
Hsieh, Jang-Cheng
Yang, Sheng-Jier
Sheu, Yi-Ming
Hsia, Harry
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2009, 56 (08) : 1618 - 1623
[10] Speed Optimization of Vertically Stacked Gate-All-Around MOSFETs with Inner Spacers for Low Power and Ultra-Low Power Applications
Huang, Ya-Chi
Chiang, Meng-Hsueh
Wang, Shui-Jinn
PROCEEDINGS OF THE 2019 20TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN (ISQED), 2019, : 231 - 234

← 1 2 3 4 →