An Improved DCM-Based Tunable True Random Number Generator for Xilinx FPGA

被引:75
|
作者
Johnson, Anju P. [1 ]
Chakraborty, Rajat Subhra [1 ]
Mukhopadyay, Debdeep [1 ]
机构
[1] Indian Inst Technol Kharagpur, Secured Embedded Architecture Lab, Dept Comp Sci & Engn, Kharagpur 721302, W Bengal, India
关键词
Digital clock manager (DCM); dynamic partial reconfiguration (DPR); field-programmable gate arrays (FPGAs); true random number generator (TRNG);
D O I
10.1109/TCSII.2016.2566262
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
True random number generators (TRNGs) play a very important role in modern cryptographic systems. Field-programmable gate arrays (FPGAs) form an ideal platform for hardware implementations of many of these security algorithms. In this brief, we present a highly efficient and tunable TRNG based on the principle of beat frequency detection, specifically for Xilinx-FPGA-based applications. The main advantages of the proposed TRNG are its on-the-fly tunability through dynamic partial reconfiguration to improve randomness qualities. We describe the mathematical model of the TRNG operations and experimental results for the circuit implemented on a Xilinx Virtex-V FPGA. The proposed TRNG has low hardware footprint and built-in bias elimination capabilities. The random bitstreams generated from it pass all tests in the NIST statistical testsuite.
引用
收藏
页码:452 / 456
页数:5
相关论文
共 50 条
  • [1] An Analysis of DCM-Based True Random Number Generator
    Fujieda, Naoki
    Takeda, Masaaki
    Ichikawa, Shuichi
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2020, 67 (06) : 1109 - 1113
  • [2] On the feasibility of TERO-based true random number generator on Xilinx FPGAs
    Fujieda, Naoki
    2020 30TH INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE LOGIC AND APPLICATIONS (FPL), 2020, : 103 - 108
  • [3] A Metastability-Based True Random Number Generator on FPGA
    Li, Chaoyang
    Wang, Qin
    Jiang, Jianfei
    Guan, Nin
    2017 IEEE 12TH INTERNATIONAL CONFERENCE ON ASIC (ASICON), 2017, : 738 - 741
  • [4] High Speed True Random Number Generator Based on FPGA
    Xu, Xiufeng
    Wang, Yuyang
    2016 INTERNATIONAL CONFERENCE ON INFORMATION SYSTEMS ENGINEERING (ICISE), 2016, : 18 - 21
  • [5] Research of True Random Number Generator Based on PLL at FPGA
    Li Dejun
    Pei Zhen
    2012 INTERNATIONAL WORKSHOP ON INFORMATION AND ELECTRONICS ENGINEERING, 2012, 29 : 2432 - 2437
  • [6] A true random number generator architecture based on a reduced number of FPGA primitives
    Stanchieri, Guido Di Patrizio
    De Marcellis, Andrea
    Palange, Elia
    Faccio, Marco
    AEU-INTERNATIONAL JOURNAL OF ELECTRONICS AND COMMUNICATIONS, 2019, 105 : 15 - 23
  • [7] Design and Implementation of Chaos Based True Random Number Generator on FPGA
    Koyuncu, Ismail
    Ozcerit, Ahmet Turan
    Pehlivan, Ihsan
    Avaroglu, Erdinc
    2014 22ND SIGNAL PROCESSING AND COMMUNICATIONS APPLICATIONS CONFERENCE (SIU), 2014, : 236 - 239
  • [8] FPGA Implementation of Metastability-Based True Random Number Generator
    Hata, Hisashi
    Ichiawa, Shuichi
    IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 2012, E95D (02): : 426 - 436
  • [9] Study on a True Random Number Generator design for FPGA
    Tarsa, Ionut Gabriel
    Budariu, Gigi-Daniel
    Grozea, Constantin
    PROCEEDINGS OF THE 2010 8TH INTERNATIONAL CONFERENCE ON COMMUNICATIONS (COMM), 2010, : 461 - 464
  • [10] FPGA VENDOR AGNOSTIC TRUE RANDOM NUMBER GENERATOR
    Schellekens, Dries
    Preneel, Bart
    Verbauwhede, Ingrid
    2006 INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE LOGIC AND APPLICATIONS, PROCEEDINGS, 2006, : 139 - 144