An Improved DCM-Based Tunable True Random Number Generator for Xilinx FPGA

被引:75
|
作者
Johnson, Anju P. [1 ]
Chakraborty, Rajat Subhra [1 ]
Mukhopadyay, Debdeep [1 ]
机构
[1] Indian Inst Technol Kharagpur, Secured Embedded Architecture Lab, Dept Comp Sci & Engn, Kharagpur 721302, W Bengal, India
关键词
Digital clock manager (DCM); dynamic partial reconfiguration (DPR); field-programmable gate arrays (FPGAs); true random number generator (TRNG);
D O I
10.1109/TCSII.2016.2566262
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
True random number generators (TRNGs) play a very important role in modern cryptographic systems. Field-programmable gate arrays (FPGAs) form an ideal platform for hardware implementations of many of these security algorithms. In this brief, we present a highly efficient and tunable TRNG based on the principle of beat frequency detection, specifically for Xilinx-FPGA-based applications. The main advantages of the proposed TRNG are its on-the-fly tunability through dynamic partial reconfiguration to improve randomness qualities. We describe the mathematical model of the TRNG operations and experimental results for the circuit implemented on a Xilinx Virtex-V FPGA. The proposed TRNG has low hardware footprint and built-in bias elimination capabilities. The random bitstreams generated from it pass all tests in the NIST statistical testsuite.
引用
收藏
页码:452 / 456
页数:5
相关论文
共 50 条
  • [21] An FPGA-Based Architecture of True Random Number Generator for Network Security Applications
    Stanchieri, Guido Di Patrizio
    De Marcellis, Andrea
    Faccio, Marco
    Palange, Elia
    2018 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2018,
  • [22] True Random Number Generator based on Nanomagnets
    Gnoli, Luca
    Bollo, Matteo
    Vacca, Marco
    Graziano, Mariagrazia
    Di Natale, Giorgio
    2016 IEEE NANOTECHNOLOGY MATERIALS AND DEVICES CONFERENCE (NMDC), 2016,
  • [23] Optimizing Speed of a True Random Number Generator in FPGA by Spectral Analysis
    Wold, Knut
    Petrovic, Slobodan
    ICCIT: 2009 FOURTH INTERNATIONAL CONFERENCE ON COMPUTER SCIENCES AND CONVERGENCE INFORMATION TECHNOLOGY, VOLS 1 AND 2, 2009, : 1105 - 1110
  • [24] FPGA design of an Open-Loop True Random Number Generator
    Lozac'h, Florent
    Ben-Romdhane, Molka
    Graba, Tarik
    Danger, Jean-Luc
    16TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN (DSD 2013), 2013, : 615 - 622
  • [25] True Random Number Generator through Beat Frequency Oscillators in FPGA
    Morankar, Gouri
    HELIX, 2018, 8 (06): : 4375 - 4379
  • [26] FPGA implementation of chaos-based high-speed true random number generator
    Gupta, Ramji
    Pandey, Alpana
    Baghel, Rajendra Kumar
    INTERNATIONAL JOURNAL OF NUMERICAL MODELLING-ELECTRONIC NETWORKS DEVICES AND FIELDS, 2019, 32 (05)
  • [27] FPGA-based high-speed true random number generator for cryptographic applications
    Kwok, Sammy H. M.
    Lam, Edmund Y.
    TENCON 2006 - 2006 IEEE REGION 10 CONFERENCE, VOLS 1-4, 2006, : 774 - +
  • [29] High throughput dynamic dual entropy source true random number generator based on FPGA
    Chen, Yu
    Liang, Huaguo
    Zhang, Linghui
    Yao, Liang
    Lu, Yingchun
    MICROELECTRONICS JOURNAL, 2024, 145
  • [30] Live Demonstration: Revealing the Secret Parameters of an FPGA-based "True" Random Number Generator
    Acar, Burak
    Ergun, Salih
    2020 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2020,