An Improved DCM-Based Tunable True Random Number Generator for Xilinx FPGA

被引:75
|
作者
Johnson, Anju P. [1 ]
Chakraborty, Rajat Subhra [1 ]
Mukhopadyay, Debdeep [1 ]
机构
[1] Indian Inst Technol Kharagpur, Secured Embedded Architecture Lab, Dept Comp Sci & Engn, Kharagpur 721302, W Bengal, India
关键词
Digital clock manager (DCM); dynamic partial reconfiguration (DPR); field-programmable gate arrays (FPGAs); true random number generator (TRNG);
D O I
10.1109/TCSII.2016.2566262
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
True random number generators (TRNGs) play a very important role in modern cryptographic systems. Field-programmable gate arrays (FPGAs) form an ideal platform for hardware implementations of many of these security algorithms. In this brief, we present a highly efficient and tunable TRNG based on the principle of beat frequency detection, specifically for Xilinx-FPGA-based applications. The main advantages of the proposed TRNG are its on-the-fly tunability through dynamic partial reconfiguration to improve randomness qualities. We describe the mathematical model of the TRNG operations and experimental results for the circuit implemented on a Xilinx Virtex-V FPGA. The proposed TRNG has low hardware footprint and built-in bias elimination capabilities. The random bitstreams generated from it pass all tests in the NIST statistical testsuite.
引用
收藏
页码:452 / 456
页数:5
相关论文
共 50 条
  • [31] True Random Number Generator based on ROPUF circuit
    Buchovecka, Simona
    Lorencz, Robert
    Kodytek, Filip
    Bucek, Jiri
    19TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN (DSD 2016), 2016, : 519 - 523
  • [32] Design of True Random Number Generator Based on VCO
    Wang P.-J.
    Li Z.
    Li G.
    Cheng X.
    Zhang H.-H.
    Tien Tzu Hsueh Pao/Acta Electronica Sinica, 2019, 47 (02): : 417 - 421
  • [33] Chaotic Oscillator Based True Random Number Generator
    Ozcelik, Ahmet Can
    Taskiran, Zehra Gulru Cam
    29TH IEEE CONFERENCE ON SIGNAL PROCESSING AND COMMUNICATIONS APPLICATIONS (SIU 2021), 2021,
  • [34] A High-Entropy True Random Number Generator with Keccak Conditioning for FPGA
    Piscopo, Valeria
    Dolmeta, Alessandra
    Mirigaldi, Mattia
    Martina, Maurizio
    Masera, Guido
    SENSORS, 2025, 25 (06)
  • [35] Efficient FPGA implementation of high-speed true random number generator
    Lu, Zhenguo
    Yang, Shenshen
    Liu, Jianqiang
    Wang, Xuyang
    Li, Yongmin
    REVIEW OF SCIENTIFIC INSTRUMENTS, 2021, 92 (02):
  • [36] A Highly Flexible Lightweight and High Speed True Random Number Generator on FPGA
    Mei, Faqiang
    Zhang, Lei
    Gu, Chongyan
    Cao, Yuan
    Wang, Chenghua
    Liu, Weiqiang
    2018 IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI (ISVLSI), 2018, : 399 - 404
  • [37] True random number generator based on a photon beamsplitter
    Liao, J
    Liang, C
    Wei, YJ
    Wu, LA
    Pan, SH
    Yao, DC
    ACTA PHYSICA SINICA, 2001, 50 (03) : 467 - 472
  • [38] True random number generator based on a photon beamsplitter
    Liao, J.
    Liang, C.
    Wei, Y.J.
    Wu, L.A.
    Pan, S.H.
    Yao, D.C.
    Wuli Xuebao/Acta Physica Sinica, 2001, 50 (03):
  • [39] Implementation of Non-periodic Sampling True Random Number Generator on FPGA
    Tuncer, Taner
    Avaroglu, Erdinc
    Turk, Mustafa
    Ozer, A. Bedri
    INFORMACIJE MIDEM-JOURNAL OF MICROELECTRONICS ELECTRONIC COMPONENTS AND MATERIALS, 2014, 44 (04): : 296 - 302
  • [40] The design and realization of a new high speed FPGA-based chaotic true random number generator
    Koyuncu, Ismail
    Ozcerit, Ahmet Turan
    COMPUTERS & ELECTRICAL ENGINEERING, 2017, 58 : 203 - 214