BTI reliability of advanced gate stacks for Beyond-Silicon devices: challenges and opportunities

被引:0
|
作者
Groeseneken, G. [1 ,2 ]
Franco, J. [1 ]
Cho, M. [1 ]
Kaczer, B. [1 ]
Toledano-Luque, M. [1 ]
Roussel, Ph. [1 ]
Kauerauf, T. [1 ]
Alian, A. [1 ]
Mitard, J. [1 ]
Arimura, H. [1 ]
Lin, D. [1 ]
Waldron, N. [1 ]
Sioncke, S. [1 ]
Witters, L. [1 ]
Mertens, H. [1 ]
Ragnarsson, L. -A. [1 ]
Heyns, M. [1 ]
Collaert, N. [1 ]
Thean, A. [1 ]
Steegen, A. [1 ]
机构
[1] IMEC, Kapeldreef 75, B-3001 Leuven, Belgium
[2] Katholieke Univ Leuven, Dept Elect Engn ESAT, Leuven, Belgium
关键词
TECHNOLOGY SUPERIOR RELIABILITY;
D O I
暂无
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
Our present understanding of BTI in Si and (Si)Ge based sub 1-nanometer EOT MOSFET devices is reviewed and extended to benchmark other Beyond-Si based devices. We discuss the evolution of NBTI for Si-based pMOS devices as a possible showstopper for further scaling below 1nm EOT. Then we present the BTI reliability framework which was developed for SiGe based MOSFET devices, showing strongly improved BTI reliability, explained by carrier-defect decoupling. Also the important issue of increasing stochastic behavior and time dependent variability is discussed. Based on the presented framework developed for SiGe stacks we benchmark alternative Beyond-Si gate stacks using a metric for carrier-defect decoupling, allowing to screen stacks for acceptable reliability.
引用
收藏
页数:4
相关论文
共 50 条
  • [41] LaSiOx- and Al2O3-Inserted Low-Temperature Gate-Stacks for Improved BTI Reliability in 3-D Sequential Integration
    Wu, Zhicheng
    Franco, Jacopo
    Vandooren, Anne
    Arimura, Hiroaki
    Ragnarsson, Lars-Ake
    Roussel, Philippe
    Ben Kaczer
    Linten, Dimitri
    Collaert, Nadine
    Groeseneken, Guido
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2022, 69 (03) : 915 - 921
  • [42] Multi-gate devices for the 32 nm technology node and beyond: Challenges for Selective Epitaxial Growth
    Collaert, N.
    Rooyackers, R.
    Hikavyy, A.
    Dixit, A.
    Leys, F.
    Verheyen, P.
    Loo, R.
    Jurczak, M.
    Biesemans, S.
    THIN SOLID FILMS, 2008, 517 (01) : 101 - 104
  • [43] Remote surface roughness scattering in fully depleted silicon-on-insulator devices with high-κ/SiO2 gate stacks
    Niquet, Y. M.
    Duchemin, I.
    Nguyen, V. -H.
    Triozon, F.
    Rideau, D.
    APPLIED PHYSICS LETTERS, 2015, 106 (02)
  • [44] Transition from thermally grown gate dielectrics to deposited gate dielectrics for advanced silicon devices: A classification scheme based on bond ionicity
    Lucovsky, G
    JOURNAL OF VACUUM SCIENCE & TECHNOLOGY A, 2001, 19 (04): : 1553 - 1561
  • [46] Challenges and Opportunities of Sub-6 GHz Integrated Sensing and Communications for 5G-Advanced and Beyond
    Huang, Yuhong
    CHINESE JOURNAL OF ELECTRONICS, 2024, 33 (02) : 323 - 325
  • [47] Reliability of HfSiON gate dielectric silicon MOS devices under [110] mechanical stress: Time dependent dielectric breakdown
    Choi, Youn Sung
    Park, Hyunwoo
    Nishida, Toshikazu
    Thompson, Scott E.
    Journal of Applied Physics, 2009, 105 (04):
  • [48] Reliability of HfSiON gate dielectric silicon MOS devices under [110] mechanical stress: Time dependent dielectric breakdown
    Choi, Youn Sung
    Park, Hyunwoo
    Nishida, Toshikazu
    Thompson, Scott E.
    JOURNAL OF APPLIED PHYSICS, 2009, 105 (04)
  • [49] Local atomic structure and chemical stability of high-k gate dielectrics for advanced silicon metal oxide semiconductor devices
    Lucovsky, G
    Rayner, B
    Niimi, H
    Therrien, R
    Johnson, R
    Hong, JG
    PROCEEDINGS OF THE 25TH INTERNATIONAL CONFERENCE ON THE PHYSICS OF SEMICONDUCTORS, PTS I AND II, 2001, 87 : 1759 - 1760
  • [50] Emerging silicon and non-silicon nanoelectronic devices: Opportunities and challenges for future high-performance and low-power computational applications - (Invited paper)
    Chau, R
    Brask, J
    Datta, S
    Dewey, G
    Doczy, M
    Doyle, B
    Kavalieros, J
    Jin, B
    Metz, M
    Majumdar, A
    Radosavljevic, M
    2005 IEEE VLSI-TSA INTERNATIONAL SYMPOSIUM ON VLSI TECHNOLOGY (VLSI-TSA-TECH), PROCEEDINGS OF TECHNICAL PAPERS, 2005, : 13 - 16