BTI reliability of advanced gate stacks for Beyond-Silicon devices: challenges and opportunities

被引：0

作者：

Groeseneken, G. ^{[1
,2
]}

Franco, J. ^{[1
]}

Cho, M. ^{[1
]}

Kaczer, B. ^{[1
]}

Toledano-Luque, M. ^{[1
]}

Roussel, Ph. ^{[1
]}

Kauerauf, T. ^{[1
]}

Alian, A. ^{[1
]}

Mitard, J. ^{[1
]}

Arimura, H. ^{[1
]}

Lin, D. ^{[1
]}

Waldron, N. ^{[1
]}

Sioncke, S. ^{[1
]}

Witters, L. ^{[1
]}

Mertens, H. ^{[1
]}

Ragnarsson, L. -A. ^{[1
]}

Heyns, M. ^{[1
]}

Collaert, N. ^{[1
]}

Thean, A. ^{[1
]}

Steegen, A. ^{[1
]}

机构：

[1] IMEC, Kapeldreef 75, B-3001 Leuven, Belgium

[2] Katholieke Univ Leuven, Dept Elect Engn ESAT, Leuven, Belgium

来源：

2014 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM) | 2014年

关键词：

TECHNOLOGY SUPERIOR RELIABILITY;

D O I：

暂无

中图分类号：

TP301 [理论、方法];

学科分类号：

081202 ;

摘要：

Our present understanding of BTI in Si and (Si)Ge based sub 1-nanometer EOT MOSFET devices is reviewed and extended to benchmark other Beyond-Si based devices. We discuss the evolution of NBTI for Si-based pMOS devices as a possible showstopper for further scaling below 1nm EOT. Then we present the BTI reliability framework which was developed for SiGe based MOSFET devices, showing strongly improved BTI reliability, explained by carrier-defect decoupling. Also the important issue of increasing stochastic behavior and time dependent variability is discussed. Based on the presented framework developed for SiGe stacks we benchmark alternative Beyond-Si gate stacks using a metric for carrier-defect decoupling, allowing to screen stacks for acceptable reliability.

引用

页数：4

共 50 条

[31] Challenges in Atomic-Scale Characterization of High-k Dielectrics and Metal Gate Electrodes for Advanced CMOS Gate Stacks
Xinhua Zhu
JournalofMaterialsScience&Technology, 2009, 25 (03) : 289 - 313
[32] Challenges of electrical measurements of advanced gate dielectrics in metaloxide-semiconductor devices
Vogel, EM
Brown, GA
CHARACTERIZATION AND METROLOGY FOR ULSI TECHNOLOGY, 2003, 683 : 771 - 781
[33] Application of Silicon Carbide (SiC) Power Devices: Opportunities, Challenges and Potential Solutions
Yuan, Xibo
IECON 2017 - 43RD ANNUAL CONFERENCE OF THE IEEE INDUSTRIAL ELECTRONICS SOCIETY, 2017, : 893 - 900
[34] Opportunities and integration challenges for CMOS-compatible silicon photonic and optoelectronic devices
Salib, M
Morse, M
Paniccia, M
2004 IST IEEE INTERNATIONAL CONFERENCE ON GROUP IV PHOTONICS, 2004, : 1 - 3
[35] Hot Carrier Reliability Improvement of Thicker Gate Oxide nFET Devices in Advanced FinFETs
Mahmud, M. Iqbal
Gupta, A.
Toledano-Luque, M.
Mavilla, N.
Johnson, J.
Srinivasan, P.
Zainuddin, A.
Rao, S.
Cimino, S.
Min, B.
Nigam, T.
2019 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM (IRPS), 2019,
[36] Comparison of Semiclassical Transport Formulations Including Quantum Corrections for Advanced Devices with High-k Gate Stacks
Bufler, F. M.
Aubry-Fortuna, V.
Bournel, A.
Braccioli, M.
Dollfus, P.
Esseni, D.
Fiegna, C.
Gamiz, F.
De Michielis, M.
Palestri, P.
Saint-Martin, J.
Sampedro, C.
Sangiorgi, E.
Selmi, L.
Toniutti, P.
2010 14TH INTERNATIONAL WORKSHOP ON COMPUTATIONAL ELECTRONICS (IWCE 2010), 2010, : 319 - 322
[37] Fabrication and Characterization of High-k Dielectrics Based Gate Stacks/MOS Capacitors for Advanced CMOS Devices
Vaid, R.
Gupta, R.
2019 IEEE 31ST INTERNATIONAL CONFERENCE ON MICROELECTRONICS (MIEL 2019), 2019, : 75 - 78
[38] Reliability Challenges, Models, and Physics of Silicon Carbide and Gallium Nitride Power Devices
Avraham, Tsuriel
Dhyani, Mamta
Bernstein, Joseph B.
ENERGIES, 2025, 18 (05)
[39] Efficiency and reliability enhancement of silicon nanocrystal field-effect luminescence from nitride-oxide gate stacks
Peralvarez, M.
Carreras, Josep
Barreto, J.
Morales, A.
Dominguez, C.
Garrido, B.
APPLIED PHYSICS LETTERS, 2008, 92 (24)
[40] Reliability of advanced high-k/metal-gate n-FET devices
Stathis, J. H.
Wang, M.
Zhao, K.
MICROELECTRONICS RELIABILITY, 2010, 50 (9-11) : 1199 - 1202

← 1 2 3 4 5 →