BTI reliability of advanced gate stacks for Beyond-Silicon devices: challenges and opportunities

被引：0

作者：

Groeseneken, G. ^{[1
,2
]}

Franco, J. ^{[1
]}

Cho, M. ^{[1
]}

Kaczer, B. ^{[1
]}

Toledano-Luque, M. ^{[1
]}

Roussel, Ph. ^{[1
]}

Kauerauf, T. ^{[1
]}

Alian, A. ^{[1
]}

Mitard, J. ^{[1
]}

Arimura, H. ^{[1
]}

Lin, D. ^{[1
]}

Waldron, N. ^{[1
]}

Sioncke, S. ^{[1
]}

Witters, L. ^{[1
]}

Mertens, H. ^{[1
]}

Ragnarsson, L. -A. ^{[1
]}

Heyns, M. ^{[1
]}

Collaert, N. ^{[1
]}

Thean, A. ^{[1
]}

Steegen, A. ^{[1
]}

机构：

[1] IMEC, Kapeldreef 75, B-3001 Leuven, Belgium

[2] Katholieke Univ Leuven, Dept Elect Engn ESAT, Leuven, Belgium

来源：

2014 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM) | 2014年

关键词：

TECHNOLOGY SUPERIOR RELIABILITY;

D O I：

暂无

中图分类号：

TP301 [理论、方法];

学科分类号：

081202 ;

摘要：

Our present understanding of BTI in Si and (Si)Ge based sub 1-nanometer EOT MOSFET devices is reviewed and extended to benchmark other Beyond-Si based devices. We discuss the evolution of NBTI for Si-based pMOS devices as a possible showstopper for further scaling below 1nm EOT. Then we present the BTI reliability framework which was developed for SiGe based MOSFET devices, showing strongly improved BTI reliability, explained by carrier-defect decoupling. Also the important issue of increasing stochastic behavior and time dependent variability is discussed. Based on the presented framework developed for SiGe stacks we benchmark alternative Beyond-Si gate stacks using a metric for carrier-defect decoupling, allowing to screen stacks for acceptable reliability.

引用

页数：4

共 50 条

[1] Sub-1-nm-node beyond-silicon materials and devices: Pathways,opportunities and challenges
Yue Zhang
National Science Open, 2023, 2 (04) : 4 - 5
[2] Guidelines to improve mobility performances and BTI reliability of advanced High-K/Metal gate stacks
Garros, X.
Casse, M.
Reimbold, G.
Martin, F.
Leroux, C.
Fanton, A.
Renault, O.
Cosnier, V.
Boulanger, F.
2008 SYMPOSIUM ON VLSI TECHNOLOGY, 2008, : 55 - +
[3] DETRIMENTAL IMPACT OF TECHNOLOGICAL PROCESSES ON BTI RELIABILITY OF ADVANCED HIGH-K/METAL GATE STACKS
Garros, X.
Casse, M.
Fenouillet-Beranger, C.
Reimbold, G.
Martin, F.
Gaumer, C.
Wiemer, C.
Perego, M.
Boulanger, F.
2009 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM, VOLS 1 AND 2, 2009, : 362 - +
[4] Process dependence of BTI reliability in advanced HK MG stacks
Garros, X.
Casse, M.
Rafik, M.
Fenouillet-Beranger, C.
Reimbold, G.
Martin, F.
Wiemer, C.
Boulanger, F.
MICROELECTRONICS RELIABILITY, 2009, 49 (9-11) : 982 - 988
[5] Logic Synthesis for Silicon and Beyond-Silicon Multi-gate Pass-Logic Circuits
Tenace, Valerio
Calimera, Andrea
Macii, Enrico
Poncino, Massimo
VLSI-SOC: SYSTEM-ON-CHIP IN THE NANOSCALE ERA - DESIGN, VERIFICATION AND RELIABILITY, 2017, 508 : 60 - 82
[6] Characterization of Fast Relaxation During BTI Stress in Conventional and Advanced CMOS Devices With HfO2/TiN Gate Stacks
Kerber, Andreas
Maitra, Kingsuk
Majumdar, Amlan
Hargrove, Mike
Carter, Rick J.
Cartier, Eduard Albert
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2008, 55 (11) : 3175 - 3183
[7] Fluorine incorporation into gate stacks of advanced silicon memory technologies:: Simulation, depth distribution, and reliability
Krüger, D
Dabrowski, J
Gaworzewski, P
Kurps, R
Pomplun, K
JOURNAL OF APPLIED PHYSICS, 2001, 90 (07) : 3578 - 3584
[8] Reliability in Gate First and Gate Last Ultra-Thin-EOT Gate Stacks Assessed with CV-eMSM BTI Characterization
Bury, E.
Kaczer, B.
Arimura, H.
Luque, M. Toledano
Ragnarsson, L. A.
Roussel, P.
Veloso, A.
Chew, S. A.
Togo, M.
Schram, T.
Groeseneken, G.
2013 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM (IRPS), 2013,
[9] Two-dimensional beyond-silicon semiconductors and devices for post-Moore integrated circuits
Zhang, Yue
CHINESE SCIENCE BULLETIN-CHINESE, 2023, 68 (22): : 2871 - 2872
[10] Gate oxide reliability: upcoming trends, challenges, and opportunities
Kaczer, B.
Degraeve, R.
Franco, J.
Grasser, T.
Roussel, Ph J.
Bury, E.
Weckx, P.
Chasin, A.
Tyaginov, S.
Vanclemacle, M.
Grill, A.
O'Sullivan, B.
Fortuny, J. Diaz
Canflanca, P. Saraza
Waltl, M.
Rinaudo, P.
Zhao, Y.
Kao, E.
Asanovski, R.
Catapano, E.
Beckers, A.
Vici, A.
Truijen, B.
Higashi, Y.
Clima, S.
Xiang, Y.
Sangani, D.
Panarella, L.
Smets, Q.
Knobloch, T.
Waldhoer, D.
Van Troeye, B.
Guo, Y.
Kruv, A.
Viswakarma, K.
Gonzalez, M.
Linten, D.
2024 IEEE SILICON NANOELECTRONICS WORKSHOP, SNW 2024, 2024, : 3 - 4

← 1 2 3 4 5 →