Universal masking on logic gate level

被引：17
|
作者：
Golic, JD
Menicocci, R
机构：
[1] Telecom Italia, Telecom Italia Lab, Syst Chip, I-10148 Turin, Italy
[2] Univ Roma La Sapienza, Dipartimento Ingn Elettron, I-00184 Rome, Italy
来源：
ELECTRONICS LETTERS | 2004年 / 40卷 / 09期
关键词：
D O I：
10.1049/el:20040385
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
A concept of random masking of arbitrary logic circuits on the logic gate level is developed and several techniques are proposed. The results are important for protecting hardware implementations of crytographic algorithms against side-channel attacks.
引用
收藏
页码：526 / 528
页数：3
相关论文
共 50 条
  • [41] A Symmetric Mos Current-Mode Logic Universal Gate for High Speed Applications
    Abdulkarim, Osman Musa
    Shams, Maitham
    GLSVLSI'07: PROCEEDINGS OF THE 2007 ACM GREAT LAKES SYMPOSIUM ON VLSI, 2007, : 212 - 215
  • [42] Design and characterization of minority gate as a universal logic for quantum-dot cellular automata
    Roy, Samir
    Saha, Biswajit
    Sikdar, Biplab K.
    JOURNAL OF COMPUTATIONAL AND THEORETICAL NANOSCIENCE, 2006, 3 (05) : 684 - 695
  • [43] Design of a New Optimized Universal Logic Gate for Quantum-Dot Cellular Automata
    Hayati, Mohsen
    Rezaei, Abbas
    IETE JOURNAL OF RESEARCH, 2022, 68 (02) : 1141 - 1147
  • [44] Ternary universal logic gates using quantum dot gate field effect transistors
    Karmakar, S.
    Jain, F. C.
    INDIAN JOURNAL OF PHYSICS, 2014, 88 (12) : 1275 - 1283
  • [45] Design of a novel RTD-based three-variable universal logic gate
    Mao-qun Yao
    Kai Yang
    Cong-yuan Xu
    Ji-zhong Shen
    Frontiers of Information Technology & Electronic Engineering, 2015, 16 : 694 - 699
  • [46] Design of a novel RTD-based three-variable universal logic gate
    Yao, Mao-qun
    Yang, Kai
    Xu, Cong-yuan
    Shen, Ji-zhong
    FRONTIERS OF INFORMATION TECHNOLOGY & ELECTRONIC ENGINEERING, 2015, 16 (08) : 694 - 699
  • [47] Ternary universal logic gates using quantum dot gate field effect transistors
    S. Karmakar
    F. C. Jain
    Indian Journal of Physics, 2014, 88 : 1275 - 1283
  • [48] New Universal Gate Library for Synthesizing Reversible Logic Circuit Using Genetic Programming
    Abubakar, Mustapha Yusuf
    Jung, Low Tang
    Zakaria, Mohamed Nordin
    Younesy, Ahmcd
    Abdel-Atyz, Abdel-Haleem
    2016 3RD INTERNATIONAL CONFERENCE ON COMPUTER AND INFORMATION SCIENCES (ICCOINS), 2016, : 316 - 321
  • [49] Modeling failure reduction for combinational logic using gate level NMR
    Ness, Drew C.
    Hescott, Christian J.
    Lilja, David J.
    ANNUAL RELIABILITY AND MAINTAINABILITY SYMPOSIUM, 2007 PROCEEDINGS, 2006, : 208 - +
  • [50] UNIVERSAL LOGIC
    Krajicek, Jan
    MATHEMATICA BOHEMICA, 2008, 133 (04): : 448 - 448
12345