Analysis of the effects of strain in ultra-thin SOI MOS devices

被引:0
|
作者
Barin, Nicola [1 ]
Fiegna, Claudio [1 ]
Sangiorgi, Enrico [1 ]
机构
[1] Univ Ferrara, ENDIF, Via Saragat 1, I-44100 Ferrara, Italy
来源
FRONTIERS IN ELECTRONICS | 2006年 / 41卷
关键词
MOSFET; SOI; quantum; double gate; strain; tunneling;
D O I
10.1142/9789812773081_0007
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Ultra-thin body Double Gate MOS structures with strained silicon are investigated by solving the ID Schrodinger and Poisson equations, with open boundaries conditions on the wave functions in the gate electrodes. The electrostatics of this device architecture and its dependence on the amount of strain and on the thickness of the silicon layer is analyzed in terms of subband structure, subband population, carrier distribution within the strained-silicon layer, charge-voltage characteristics and gate tunneling current.
引用
收藏
页码:105 / +
页数:3
相关论文
共 50 条
  • [41] Ultra-thin fully-depleted SOI MOSFETs: Special charge properties and coupling effects
    Eminente, S.
    Cristoloveanu, S.
    Clerc, R.
    Ohata, A.
    Ghibaudo, G.
    SOLID-STATE ELECTRONICS, 2007, 51 (02) : 239 - 244
  • [42] Electrostatic discharge effects in irradiated fully depleted SOI MOSFETs with ultra-thin gate oxide
    Gerardin, Simone
    Griffoni, Alessio
    Tazzoli, Augusto
    Cester, Andrea
    Meneghesso, Gaudenzio
    Paccagnella, Alessandro
    IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2007, 54 (06) : 2204 - 2209
  • [43] Effects of ultra-thin Si-fin body widths upon SOI PMOS FinFETs
    Liaw, Yue-Gie
    Chen, Chii-Wen
    Liao, Wen-Shiang
    Wang, Mu-Chun
    Zou, Xuecheng
    MODERN PHYSICS LETTERS B, 2018, 32 (15):
  • [44] Electron transport through broken down ultra-thin SiO2 layers in MOS devices
    Miranda, E
    Suñé, J
    MICROELECTRONICS RELIABILITY, 2004, 44 (01) : 1 - 23
  • [45] Control of threshold voltage and short channel effects in ultra-thin strained-SOI CMOS
    Numata, T
    Mizuno, T
    Tezuka, T
    Koga, J
    Takagi, S
    2003 IEEE INTERNATIONAL SOI CONFERENCE, PROCEEDINGS, 2003, : 119 - 121
  • [46] Impact of SOI thickness fluctuation on threshold voltage variation in ultra-thin body SOI MOSFETs
    Tsutsui, G
    Saitoh, M
    Nagumo, T
    Hiramoto, T
    IEEE TRANSACTIONS ON NANOTECHNOLOGY, 2005, 4 (03) : 369 - 373
  • [47] Performance of ultra-thin SOI-based resonators for sensing applications
    Fard, Sahba Talebi
    Donzella, Valentina
    Schmidt, Shon A.
    Flueckiger, Jonas
    Grist, Samantha M.
    TalebiFard, Pouria
    Wu, Yichen
    Bojko, Rick J.
    Kwok, Ezra
    Jaeger, Nicolas A. F.
    Ratner, Daniel M.
    Chrostowski, Lukas
    OPTICS EXPRESS, 2014, 22 (12): : 14166 - 14179
  • [48] Performance of SOI MOSFETs with Ultra-Thin Body and Buried-Oxide
    Ohata, A.
    Bae, Y.
    Cristoloveanu, S.
    Fenouillet-Beranger, C.
    Perreau, P.
    Faynot, O.
    ADVANCED SEMICONDUCTOR-ON-INSULATOR TECHNOLOGY AND RELATED PHYSICS 15, 2011, 35 (05): : 247 - 252
  • [49] Ultra-thin Strained-SOI CMOS for High Temperature Operation
    Maeda, T. (t-maeda@aist.go.jp), 1600, (Institute of Electrical and Electronics Engineers Inc.):
  • [50] Atomistic modeling of hole transport in ultra-thin body SOI pMOSFETs
    Hideki Minari
    Nobuya Mori
    Journal of Computational Electronics, 2008, 7 : 293 - 296