Analysis of the effects of strain in ultra-thin SOI MOS devices

被引：0

作者：

Barin, Nicola ^{[1
]}

Fiegna, Claudio ^{[1
]}

Sangiorgi, Enrico ^{[1
]}

机构：

[1] Univ Ferrara, ENDIF, Via Saragat 1, I-44100 Ferrara, Italy

来源：

FRONTIERS IN ELECTRONICS | 2006年 / 41卷

关键词：

MOSFET; SOI; quantum; double gate; strain; tunneling;

D O I：

10.1142/9789812773081_0007

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

Ultra-thin body Double Gate MOS structures with strained silicon are investigated by solving the ID Schrodinger and Poisson equations, with open boundaries conditions on the wave functions in the gate electrodes. The electrostatics of this device architecture and its dependence on the amount of strain and on the thickness of the silicon layer is analyzed in terms of subband structure, subband population, carrier distribution within the strained-silicon layer, charge-voltage characteristics and gate tunneling current.

引用

页码：105 / +

页数：3

共 50 条

[11] Floating body and hot carrier effects in ultra-thin film SOI MOSFETs
Renn, SH
Raynaud, C
Balestra, F
JOURNAL DE PHYSIQUE IV, 1996, 6 (C3): : 49 - 54
[12] Soft breakdown enhanced hysteresis effects in ultra-thin oxide SOI nMOSFETs
Chen, MC
Tsai, CW
Gu, SH
Wang, TH
40TH ANNUAL PROCEEDINGS: INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM, 2002, : 404 - 408
[13] Modeling and simulation of the nanoscale triple-gate ultra-thin body MOS devices
Datta, Deepanjan
Sarab, A. A. P.
Dasgupta, S.
JOURNAL OF NANOELECTRONICS AND OPTOELECTRONICS, 2006, 1 (02) : 237 - 250
[14] COMPARISON OF ULTRA-THIN GATE DIELECTRICS FOR 0.1 MU-M MOS DEVICES
BENISTANT, F
MONDON, F
MARTIN, F
GUEGAN, G
MICROELECTRONIC ENGINEERING, 1995, 28 (1-4) : 105 - 108
[15] Design considerations of ultra-thin body SOI MOSFETs
Tian, Y
Huang, R
2004: 7TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUITS TECHNOLOGY, VOLS 1- 3, PROCEEDINGS, 2004, : 283 - 286
[16] INCREASED DRAIN SATURATION CURRENT IN ULTRA-THIN SILICON-ON-INSULATOR (SOI) MOS-TRANSISTORS
STURM, JC
TOKUNAGA, K
COLINGE, JP
IEEE ELECTRON DEVICE LETTERS, 1988, 9 (09) : 460 - 463
[17] Device design considerations for ultra-thin SOI MOSFETs
Doris, B
Ieong, T
Zhu, H
Zhang, Y
Steen, M
Natzle, W
Callegari, S
Narayanan, V
Cai, J
Ku, SH
Jamison, P
Li, T
Ren, Z
Ku, V
Boyd, D
Kanarsky, T
D'Emic, I
Newport, M
Dobuzinsky, D
Deshpande, S
Petrus, J
Jammy, R
Haensch, W
2003 IEEE INTERNATIONAL ELECTRON DEVICES MEETING, TECHNICAL DIGEST, 2003, : 631 - 634
[18] Fabrication of SOI substrates with ultra-thin Si layers
Hobart, KD
Kub, FJ
Jernigan, GG
Twigg, ME
Thompson, PE
ELECTRONICS LETTERS, 1998, 34 (12) : 1265 - 1267
[19] Defect Inspection Challenges and Solutions for Ultra-Thin SOI
Brun, Roland
Moulin, Cecile
Schwarzenbach, Walter
Bast, Gerhard
Aristov, Victor
Belyaev, Alexander
2012 23RD ANNUAL SEMI ADVANCED SEMICONDUCTOR MANUFACTURING CONFERENCE (ASMC), 2012, : 67 - 71
[20] Off current adjustment in ultra-thin SOI MOSFETs
Hartwich, J
Dreeskornfeld, L
Hofmann, F
Kretz, J
Landgraf, E
Luyken, RJ
Specht, M
Städele, M
Schulz, T
Rösner, W
Risch, L
ESSDERC 2004: PROCEEDINGS OF THE 34TH EUROPEAN SOLID-STATE DEVICE RESEARCH CONFERENCE, 2004, : 305 - 308

← 1 2 3 4 5 →