A Novel ReRAM-Based Processing-in-Memory Architecture for Graph Traversal

被引:26
|
作者
Han, Lei [1 ]
Shen, Zhaoyan [1 ]
Liu, Duo [2 ]
Shao, Zili [1 ]
Huang, H. Howie [3 ]
Li, Tao [4 ]
机构
[1] Hong Kong Polytech Univ, Dept Comp, Mong ManWai Bldg, Hong Kong, Hong Kong, Peoples R China
[2] Chongqing Univ, Coll Comp Sci, 174 Shazhengjie, Chongqing, Peoples R China
[3] George Washington Univ, Dept Elect & Comp Engn, 801 22nd St NW, Washington, DC USA
[4] Univ Florida, Dept Elect & Comp Engn, 339D Larsen Hall, Gainesville, FL USA
基金
中国国家自然科学基金;
关键词
ReRAM; BFS; processing-in-memory; architecture;
D O I
10.1145/3177916
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Graph algorithms such as graph traversal have been gaining ever-increasing importance in the era of big data. However, graph processing on traditional architectures issues many random and irregular memory accesses, leading to a huge number of data movements and the consumption of very large amounts of energy. To minimize the waste of memory bandwidth, we investigate utilizing processing-in-memory (PIM), combined with non-volatile metal-oxide resistive random access memory (ReRAM), to improve both computation and I/O performance. We propose a new ReRAM-based processing-in-memory architecture called RPBFS, in which graph data can be persistently stored and processed in place. We study the problem of graph traversal, and we design an efficient graph traversal algorithm in RPBFS. Benefiting from low data movement overhead and high bank-level parallel computation, RPBFS shows a significant performance improvement compared with both the CPU-based and the GPU-based BFS implementations. On a suite of real-world graphs, our architecture yields a speedup in graph traversal performance of up to 33.8x, and achieves a reduction in energy over conventional systems of up to 142.8x.
引用
收藏
页数:26
相关论文
共 50 条
  • [1] A Novel ReRAM-based Processing-in-Memory Architecture for Graph Computing
    Han, Lei
    Shen, Zhaoyan
    Shao, Zili
    Huang, H. Howie
    Li, Tao
    2017 IEEE 6TH NON-VOLATILE MEMORY SYSTEMS AND APPLICATIONS SYMPOSIUM (NVMSA 2017), 2017,
  • [2] A ReRAM-Based Processing-In-Memory Architecture for Hyperdimensional Computing
    Liu, Cong
    Wu, Kaibo
    Liu, Haikun
    Jin, Hai
    Liao, Xiaofei
    Duan, Zhuohui
    Xu, Jiahong
    Li, Huize
    Zhang, Yu
    Yang, Jing
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2025, 44 (02) : 512 - 524
  • [3] ReRAM-based Processing-in-Memory Architecture for Blockchain Platforms
    Wang, Fang
    Shen, Zhaoyan
    Han, Lei
    Shao, Zili
    24TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC 2019), 2019, : 615 - 620
  • [4] RETRANSFORMER: ReRAM-based Processing-in-Memory Architecture for Transformer Acceleration
    Yang, Xiaoxuan
    Yan, Bonan
    Li, Hai
    Chen, Yiran
    2020 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER AIDED-DESIGN (ICCAD), 2020,
  • [5] PRIME: A Novel Processing-in-memory Architecture for Neural Network Computation in ReRAM-based Main Memory
    Chi, Ping
    Li, Shuangchen
    Xu, Cong
    Zhang, Tao
    Zhao, Jishen
    Liu, Yongpan
    Wang, Yu
    Xie, Yuan
    2016 ACM/IEEE 43RD ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA), 2016, : 27 - 39
  • [6] ReRAM-Based Processing-in-Memory Architecture for Recurrent Neural Network Acceleration
    Long, Yun
    Na, Taesik
    Mukhopadhyay, Saibal
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2018, 26 (12) : 2781 - 2794
  • [7] ReaDy: A ReRAM-Based Processing-in-Memory Accelerator for Dynamic Graph Convolutional Networks
    Huang, Yu
    Zheng, Long
    Yao, Pengcheng
    Wang, Qinggang
    Liu, Haifeng
    Liao, Xiaofei
    Jin, Hai
    Xue, Jingling
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2022, 41 (11) : 3567 - 3578
  • [8] Re-Tangle: A ReRAM-based Processing-in-Memory Architecture for Transaction-based Blockchain
    Wang, Qian
    Wang, Tianyu
    Shen, Zhaoyan
    Jia, Zhiping
    Zhao, Mengying
    Shao, Zili
    2019 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN (ICCAD), 2019,
  • [9] RePAIR: A ReRAM-based Processing-in-Memory Accelerator for Indel Realignment
    Wu, Ting
    Nien, Chin-Fu
    Chou, Kuang-Chao
    Cheng, Hsiang-Yun
    PROCEEDINGS OF THE 2022 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE 2022), 2022, : 400 - 405
  • [10] A Survey of ReRAM-Based Architectures for Processing-In-Memory and Neural Networks
    Mittal, Sparsh
    MACHINE LEARNING AND KNOWLEDGE EXTRACTION, 2019, 1 (01): : 75 - 114