Layout optimization on low-voltage-triggered PNP devices for ESD protection in mixed-voltage I/O interfaces

被引：4
|
作者：
Chang, WJ [1 ]
Ker, MD [1 ]
机构：
[1] Natl Chiao Tung Univ, Inst Elect, Nanoelect & Gigascale Syst Lab, Hsinchu 30039, Taiwan
来源：
IPFA 2004: PROCEEDINGS OF THE 11TH INTERNATIONAL SYMPOSIUM ON THE PHYSICAL & FAILURE ANALYSIS OF INTEGRATED CIRCUITS | 2004年
关键词：
D O I：
10.1109/IPFA.2004.1345599
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
Layout optimization on low-voltage-triggered PNP (LVTPNP) devices for ESD protection in mixed-voltage I/O interfaces is proposed in this paper. The experimental results in both 0.35-mum and 0.25-mum CMOS processes have proven that the ESD levels of the LVTPNP drawn in the multi-finger layout style are higher than that drawn in the original layout style. Moreover, the LVTPNP device in multi-finger layout style has been implemented in a 0.25-mum salicided CMOS process to protect successfully the input stage of an ADSL IC with power-rail ESD clamp circuit.
引用
收藏
页码：213 / 216
页数：4
相关论文
共 50 条
  • [31] Impact of Guard Ring Layout on the Stacked Low-Voltage PMOS for High-Voltage ESD Protection
    Liao, Seian-Feng
    Tang, Kai-Neng
    Ker, Ming-Dou
    Yeh, Jia-Rong
    Chiou, Hwa-Chyi
    Huang, Yeh-Jen
    Tsai, Chun-Chien
    Jou, Yeh-Ning
    Lin, Geeng-Lih
    2015 EUROPEAN CONFERENCE ON CIRCUIT THEORY AND DESIGN (ECCTD), 2015, : 185 - 188
  • [32] Accelerated gate-oxide breakdown in mixed-voltage I/O circuits
    Furukawa, T
    Turner, D
    Mittl, S
    Maloney, M
    Serafin, R
    Clark, W
    Bialas, J
    Longenbach, L
    Howard, J
    1997 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM PROCEEDINGS - 35TH ANNUAL, 1997, : 169 - 173
  • [33] Whole-chip ESD protection strategy for CMOS IC's with multiple mixed-voltage power pins
    Industrial Technology Research Inst, , Hsinchu, Taiwan
    Int Symp VLSI Technol Syst Appl Proc, (298-301):
  • [34] Study on ESD Protection Design with Stacked Low-Voltage Devices for High-Voltage Applications
    Dai, Chia-Tsen
    Ker, Ming-Dou
    2014 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM, 2014,
  • [35] Optimization on Bi-Directional PNP ESD Protection Device for High-Voltage FlexRay Applications
    Hsu, Chen-Wei
    Li, Yu-Hsin
    Ker, Ming-Dou
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2022, 69 (10) : 5713 - 5721
  • [36] Compact and Low Leakage Devices for Bidirectional Low-Voltage ESD Protection Applications
    Du, Feibo
    Qing, Yihong
    Hou, Fei
    Zou, Kepeng
    Song, Wenqiang
    Chen, Ruibo
    Liu, Jizhi
    Chen, Le
    Liou, Juin J.
    Liu, Zhiwei
    IEEE ELECTRON DEVICE LETTERS, 2021, 42 (03) : 391 - 394
  • [37] Polysilicon devices as a highly compatible ESD protection with modulable voltage and low capacitance
    Jiang, Yibo
    Bi, Hui
    Xu, Zhihao
    Zhao, Wei
    Zhang, Yuanyuan
    Wang, Xiaolei
    INTERNATIONAL JOURNAL OF MODERN PHYSICS B, 2021, 35 (04):
  • [38] Design of mixed-voltage I/O buffer by using NMOS-blocking technique
    Ker, Ming-Dou
    Chen, Shih-Lun
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2006, 41 (10) : 2324 - 2333
  • [39] Electrostatic discharge implantation to improve machine-model ESD robustness of stacked NMOS in mixed-voltage I/O interface circuits
    Ker, MD
    Hsu, HC
    Peng, JJ
    4TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, PROCEEDINGS, 2003, : 363 - 368
  • [40] Modified Low-Voltage Triggered Silicon-Controlled Rectifier for ESD Protection
    Yang, Zhaonian
    Qi, Changlin
    Fu, Dongbing
    Pu, Shi
    Wang, Xin
    Yang, Yuan
    IEEE ELECTRON DEVICE LETTERS, 2024, 45 (05) : 746 - 749
12345