Layout optimization on low-voltage-triggered PNP devices for ESD protection in mixed-voltage I/O interfaces

被引：4
|
作者：
Chang, WJ [1 ]
Ker, MD [1 ]
机构：
[1] Natl Chiao Tung Univ, Inst Elect, Nanoelect & Gigascale Syst Lab, Hsinchu 30039, Taiwan
来源：
IPFA 2004: PROCEEDINGS OF THE 11TH INTERNATIONAL SYMPOSIUM ON THE PHYSICAL & FAILURE ANALYSIS OF INTEGRATED CIRCUITS | 2004年
关键词：
D O I：
10.1109/IPFA.2004.1345599
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
Layout optimization on low-voltage-triggered PNP (LVTPNP) devices for ESD protection in mixed-voltage I/O interfaces is proposed in this paper. The experimental results in both 0.35-mum and 0.25-mum CMOS processes have proven that the ESD levels of the LVTPNP drawn in the multi-finger layout style are higher than that drawn in the original layout style. Moreover, the LVTPNP device in multi-finger layout style has been implemented in a 0.25-mum salicided CMOS process to protect successfully the input stage of an ADSL IC with power-rail ESD clamp circuit.
引用
收藏
页码：213 / 216
页数：4
相关论文
共 50 条
  • [21] Overview on electrostatic discharge protection designs for mixed-voltage I/O interfaces: Design concept and circuit implementations
    Ker, MD
    Lin, KH
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2006, 53 (02) : 235 - 246
  • [22] Novel Low-Voltage Small-Area I/O Buffer for Mixed-Voltage Application
    Kim, Young-Wook
    Kim, Joung-Yeal
    Jun, Young-Hyun
    Kong, Bai-Sun
    CONTROL AND AUTOMATION, AND ENERGY SYSTEM ENGINEERING, 2011, 256 : 364 - +
  • [23] Layout Geometry Impact on DDSCR Devices for High Voltage ESD Protection
    Wang, Yang
    Chen, Xijun
    Hao, Shanwan
    Jin, Xiangliang
    2018 3RD IEEE INTERNATIONAL CONFERENCE ON INTEGRATED CIRCUITS AND MICROSYSTEMS (ICICM), 2018, : 192 - 195
  • [24] Improved Low-Voltage-Triggered SCR Structure for RF-ESD Protection (vol 34, pg 1050, 2013)
    Ma, Fei
    Han, Yan
    Dong, Shurong
    Miao, Meng
    Liang, Hailiang
    IEEE ELECTRON DEVICE LETTERS, 2013, 34 (09) : 1199 - 1199
  • [25] ESD protection design for mixed-voltage-tolerant I/O buffers with substrate-triggered technique
    Ker, MD
    Hsu, HC
    IEEE INTERNATIONAL SOC CONFERENCE, PROCEEDINGS, 2003, : 219 - 222
  • [26] A new design of mixed-voltage I/O buffers with low-voltage-thin-oxide CMOS process
    Liu, Guijiang
    Wang, Yuan
    Jia, Song
    ASICON 2007: 2007 7TH INTERNATIONAL CONFERENCE ON ASIC, VOLS 1 AND 2, PROCEEDINGS, 2007, : 201 - 204
  • [27] A Novel Mixed-Voltage I/O Buffer With Low-Voltage Thin-Oxide CMOS Transistors
    Guo, Haibing
    Wang, Yuan
    Jia, Song
    Zhang, Ganggang
    Zhang, Xing
    2014 IEEE INTERNATIONAL CONFERENCE ON ELECTRON DEVICES AND SOLID-STATE CIRCUITS (EDSSC), 2014,
  • [28] Layout geometry impact on nLDMOS devices for high-voltage ESD protection
    Yan, Yongming
    Wang, Yang
    Zeng, Yun
    Jin, Xiangliang
    ELECTRONICS LETTERS, 2015, 51 (23) : 1902 - 1903
  • [29] Overview and design of mixed-voltage I/O buffers, with low-voltage thin-oxide CMOS transistors
    Ker, Ming-Dou
    Chen, Shih-Lun
    Tsai, Chia-Sheng
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2006, 53 (09) : 1934 - 1945
  • [30] Design of a LVTSCR triggered SCR device for low voltage ESD protection
    Liu, Wei
    Yang, Hongjiao
    Wang, Yang
    Li, Shuang
    Tao, Hongke
    Zeng, Zhiwen
    MICROELECTRONICS JOURNAL, 2024, 149
12345