On Probability of Detection Lossless Concurrent Error Detection Based on Implications

被引:9
|
作者
Wang, Chih-Hao [1 ]
Hsieh, Tong-Yu [1 ]
机构
[1] Natl Sun Yat Sen Univ, Dept Elect Engn, Kaohsiung 804, Taiwan
关键词
Concurrent error detection (CED); implication reduction; implications; probability of error detection (P-detection); reliability; SCHEME; LEVEL;
D O I
10.1109/TCAD.2017.2740289
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
In recent years, a new concurrent error detection method by using invariant relationships inside a circuit, called implications, has been proposed. Algorithms have also been developed to reduce the total number of required implications so as to minimize the incurred area overhead due to implication checking logic. This implication reduction process, however, would result in degradation on the probability of error detection (P-detection) of the method. In this paper, we analyze the impact of this issue mathematically together with illustration by a real case study. Our analytical results show that just one percent degradation on P-detection would result in millions more errors being undetected per second and thereby significant loss on reliability of the target circuit. To address this issue, we develop a new implication reduction algorithm that guarantees no loss on Pdetection. In our algorithm, the detectability of errors for each candidate implication is carefully evaluated. The evaluation results are then utilized to select the most efficient candidates for detecting all the detectable errors. We also analyze the computation and memory complexity of the proposed algorithm. The experimental results on 28 representative benchmark circuits from ISCAS'85, ISCAS'89, and ITC'99 show that the implication reduction rate of our method (92.59%) is close to that of the previous work (95.8%). Only a small number of additional implications need to be selected to guarantee no loss on P-detection.
引用
收藏
页码:1090 / 1103
页数:14
相关论文
共 50 条
  • [41] Neural Signal-Detection Noise Benefits Based on Error Probability
    Patel, Ashok
    Kosko, Bart
    IJCNN: 2009 INTERNATIONAL JOINT CONFERENCE ON NEURAL NETWORKS, VOLS 1- 6, 2009, : 3313 - 3320
  • [42] A tight bound for probability of error for quantum counting based multiuser detection
    Imre, S
    Balázs, F
    ISIT: 2002 IEEE INTERNATIONAL SYMPOSIUM ON INFORMATION THEORY, PROCEEDINGS, 2002, : 43 - 43
  • [43] Error probability evaluation for multiuser detection algorithms
    Halunga, Simona
    Fratu, Octavian
    Vizireanu, Dragos
    TELSIKS 2007: 8TH INTERNATIONAL CONFERENCE ON TELECOMMUNICATIONS IN MODERN SATELLITE, CABLE AND BROADCASTING SERVICES, VOLS 1 AND 2, 2007, : 164 - +
  • [44] On the. probability of error in linear multiuser detection
    Burnashev, MV
    Poor, HV
    IEEE TRANSACTIONS ON INFORMATION THEORY, 2003, 49 (08) : 1922 - 1941
  • [45] Error Probability on the Orbital Angular Momentum Detection
    Haskou, Abdullah
    Mary, Philippe
    Helard, Maryline
    2014 IEEE 25TH ANNUAL INTERNATIONAL SYMPOSIUM ON PERSONAL, INDOOR, AND MOBILE RADIO COMMUNICATION (PIMRC), 2014, : 302 - 307
  • [46] Low cost concurrent error detection based on module weight-based codes
    Das, D
    Touba, NA
    Seuring, M
    Gössel, M
    6TH IEEE INTERNATIONAL ON-LINE TESTING WORKSHOP, PROCEEDINGS, 2000, : 171 - 176
  • [47] Bridging concurrent and non-concurrent error detection in FIR filters
    Hitana, T
    Deb, AK
    22ND NORCHIP CONFERENCE, PROCEEDINGS, 2004, : 75 - 78
  • [48] AN EFFICIENT ALGORITHM-BASED CONCURRENT ERROR-DETECTION FOR FFT NETWORKS
    OH, CG
    YOUN, HY
    RAJ, VK
    IEEE TRANSACTIONS ON COMPUTERS, 1995, 44 (09) : 1157 - 1162
  • [49] Duplication-based concurrent error detection in asynchronous circuits: Shortcomings and remedies
    Verdel, T
    Makris, Y
    17TH IEEE INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT TOLERANCE IN VLSI SYSTEMS, PROCEEDINGS, 2002, : 345 - 353
  • [50] Parity-Based Concurrent Error Detection Schemes for the ChaCha Stream Cipher
    Zeh, Alexander
    Meier, Manuela
    Rieger, Viola
    2019 IEEE INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT TOLERANCE IN VLSI AND NANOTECHNOLOGY SYSTEMS (DFT), 2019,