Latched CMOS DRAM Sense Amplifier Yield Analysis and Optimization

被引：0

作者：

Li, Yan ^{[1
]}

Schneider, Helmut ^{[2
]}

Schnabel, Florian ^{[2
]}

Thewes, Roland ^{[2
]}

Schmitt-Landsiedel, Doris ^{[1
]}

机构：

[1] Tech Univ Munich, Theresienstr 90, D-82110 Munich, Germany

[2] Qimonda AG, ADCC, PD DLD, D-85579 Neubiberg, Germany

来源：

INTEGRATED CIRCUIT AND SYSTEMS DESIGN: POWER AND TIMING MODELING, OPTIMIZATION AND SIMULATION | 2009年 / 5349卷

关键词：

D O I：

暂无

中图分类号：

TP [自动化技术、计算机技术];

学科分类号：

0812 ;

摘要：

Aiming for a systematic evaluation of DRAM sense amplifier (SA) performance, the SA is modeled using small signal equivalent circuit approach in order to analyze mismatch effects and to support design robustness concerning technology variations. The statistical mismatch of the SA is replaced by equivalent voltage sources. The switching delay between n- and p-sensing transistors of the SA is also analyzed. This approach supports yield consideration of DRAM sense amplifiers in future technologies.

引用

页码：126 / +

页数：2

共 50 条

[1] Analysis on Sensing Yield of Voltage Latched Sense Amplifier for Low Power DRAM
Kim, Suk Min
Song, Byungkyu
Oh, Tae Woo
Jung, Seong-Ook
2018 14TH CONFERENCE ON PHD RESEARCH IN MICROELECTRONICS AND ELECTRONICS (PRIME 2018), 2018, : 65 - 68
[2] ANALYSIS OF MISMATCH SENSITIVITY IN A SIMULTANEOUSLY LATCHED CMOS SENSE AMPLIFIER
SARPESHKAR, R
WYATT, JL
LU, NC
GERBER, PD
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-ANALOG AND DIGITAL SIGNAL PROCESSING, 1992, 39 (05): : 277 - 292
[3] Mismatch sensitivity of a simultaneously latched CMOS sense amplifier
Sarpeshkar, Rahul, 1600, (26):
[4] MISMATCH SENSITIVITY OF A SIMULTANEOUSLY LATCHED CMOS SENSE AMPLIFIER
SARPESHKAR, R
WYATT, JL
LU, NC
GERBER, PD
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1991, 26 (10) : 1413 - 1422
[5] A 6-NS 1-MB CMOS SRAM WITH LATCHED SENSE AMPLIFIER
SEKI, T
ITOH, E
FURUKAWA, C
MAENO, I
OZAWA, T
SANO, H
SUZUKI, N
IEICE TRANSACTIONS ON ELECTRONICS, 1993, E76C (05) : 818 - 823
[6] A 6-NS 1-MB CMOS SRAM WITH LATCHED SENSE AMPLIFIER
SEKI, T
ITOH, E
FURUKAWA, C
MAENO, I
OZAWA, T
SANO, H
SUZUKI, N
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1993, 28 (04) : 478 - 482
[7] Noise and Error Analysis and Optimization of a CMOS Latched Comparator
Patnaik, Santosh Kumar
Banerjee, Swapna
INTERNATIONAL CONFERENCE ON COMMUNICATION TECHNOLOGY AND SYSTEM DESIGN 2011, 2012, 30 : 210 - 217
[8] A 65-NS 4-MBIT CMOS DRAM WITH A TWISTED DRIVELINE SENSE AMPLIFIER
KIMURA, K
SHIMOHIGASHI, K
ETOH, J
ISHIHARA, M
MIYAZAWA, K
SHIMIZU, S
SAKAI, Y
YAGI, K
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1987, 22 (05) : 651 - 656
[9] A dynamic analysis of a latched CMOS comparator
Samid, L
Volz, P
Manoli, N
2004 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 1, PROCEEDINGS, 2004, : 181 - 184
[10] DRAM Yield Analysis and Optimization by a Statistical Design Approach
Li, Yan
Schneider, Helmut
Schnabel, Florian
Thewes, Roland
Schmitt-Landsiedel, Doris
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2011, 58 (12) : 2906 - 2918

← 1 2 3 4 5 →