Thermal aspects of burn-in of high power semiconductor devices

被引:3
|
作者
Hamilton, HE [1 ]
机构
[1] Micro Control Co, Minneapolis, MN 55432 USA
关键词
burn-in; burn-in with test; failure rate acceleration; voltage stress; temperature stress; individual DUT temperature control; high-power devices; board-in boards; BIBs;
D O I
10.1109/ITHERM.2002.1012513
中图分类号
O414.1 [热力学];
学科分类号
摘要
Reliability issues have justified bum-in and other corrective measures from the very beginning of the semiconductor industry. The acceleration in failures due to temperature and voltage extremes is used by the bum-in process to provide more reliable devices. An understanding of the basics of heat flow is necessary to allow proper application of elevated temperatures to the devices. Bum-in systems provide a controlled environment to test semiconductor devices at temperature and voltage extremes. These systems typically contain ovens or environmental chambers with test electronics. A number of thermal issues must be appropriately managed to achieve success. These thermal issues grow more complex as the device power increases. An example is provided of a device mounted on a bum-in board that illustrates thermal resistance measurements and calculations. This example is then extended to illustrate the minimum and maximum die temperatures encountered in a typical test application. This wide temperature spread creates the need for individual temperature control for each device. A number of the most recent advances in high-power bum-in address problems created by increased device power. Techniques using individual thermal control with air-cooled and water-cooled devices are described.
引用
收藏
页码:626 / 634
页数:9
相关论文
共 50 条
  • [11] Thermal management of high performance microprocessors in burn-in environment
    Vassighi, A
    Semenov, O
    Sachdev, M
    Keshavarzi, A
    18TH IEEE INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT TOLERANCE IN VLSI SYSTEMS, PROCEEDINGS, 2003, : 313 - 319
  • [12] Sockets and heat sinks in high-power burn-in
    McElreath, John T.
    EE-EVALUATION ENGINEERING, 2007, 46 (10): : 42 - 45
  • [13] BURN-IN POWER-SUPPLIES
    SCHULZ, RF
    ELECTRONIC PRODUCTS MAGAZINE, 1983, 26 (09): : 103 - 106
  • [14] COST-EFFECTIVENESS OF BURN-IN PROCEDURES OF SEMICONDUCTOR-DEVICES AND INTEGRATED-CIRCUITS
    VASSILEV, VZ
    NENKOVA, BG
    MICROELECTRONICS AND RELIABILITY, 1989, 29 (03): : 453 - 458
  • [15] An advanced area scaling approach for semiconductor burn-in
    Kurz, Daniel
    Lewitschnig, Horst
    Pilz, Juergen
    MICROELECTRONICS RELIABILITY, 2015, 55 (01) : 129 - 137
  • [16] EFFICIENT ALGORITHMS FOR SCHEDULING SEMICONDUCTOR BURN-IN OPERATIONS
    LEE, CY
    UZSOY, R
    MARTINVEGA, LA
    OPERATIONS RESEARCH, 1992, 40 (04) : 764 - 775
  • [17] Thermal runaway avoidance during burn-in
    Vassighi, A
    Semenov, O
    Sachdev, M
    2004 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM PROCEEDINGS, 2004, : 655 - 656
  • [18] THERMAL FEEDBACK IN POWER SEMICONDUCTOR DEVICES
    MULLER, O
    PEST, J
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 1970, ED17 (09) : 770 - +
  • [20] Graphical methods for robust design of a semiconductor burn-in process
    Rosen, SL
    Geist, CA
    Finke, DA
    Nanda, J
    Barton, RR
    WSC'01: PROCEEDINGS OF THE 2001 WINTER SIMULATION CONFERENCE, VOLS 1 AND 2, 2001, : 1231 - 1237