On improving the stuck-at fault coverage of functional test sequences by using limited-scan operations

被引:9
|
作者
Pomeranz, I [1 ]
Reddy, SM [1 ]
机构
[1] Purdue Univ, Sch Elect & Comp Engn, W Lafayette, IN 47907 USA
关键词
D O I
10.1109/TEST.2001.966636
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Functional test sequences were shown to detect unique defects in VLSI circuits. This is thought to be due to the fact that they are applied at-speed. However, functional test sequences do not achieve complete stuck-at fault coverage. Therefore, scan-based stuck-at tests, as well as other types of tests, are typically also applied. This increases the amount of test resources required for test application. We describe a procedure for inserting (limited) scan operations into a functional sequence in order to improve its stuck-at fault coverage, thus reducing or eliminating the need for separate scan-based stuck-at tests. Between scan operations, the functional sequence is still applied at-speed; however, a higher stuck-at fault coverage is achieved.
引用
收藏
页码:211 / 220
页数:10
相关论文
共 35 条
  • [21] Test Vector Omission for Fault Coverage Improvement of Functional Test Sequences
    Pomeranz, Irith
    IEEE TRANSACTIONS ON COMPUTERS, 2015, 64 (11) : 3317 - 3321
  • [22] Using platform FPGAs for fault emulation and test-set generation to detect stuck-at faults
    Dunbar C.
    Nepal K.
    Journal of Computers, 2011, 6 (11) : 2335 - 2344
  • [23] A method of test generation for acyclic sequential circuits using single stuck-at fault combinational ATPG
    Ichihara, H
    Inoue, T
    IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2003, E86A (12) : 3072 - 3078
  • [24] Functional Test Generation for Hard to Detect Stuck-At Faults using RTL Model Checking
    Prabhu, Mahesh
    Abraham, Jacob A.
    2012 17TH IEEE EUROPEAN TEST SYMPOSIUM (ETS), 2012,
  • [25] Test application time reduction for scan circuits using limited scan operations
    Cho, YS
    Pomeranz, I
    Reddy, SM
    ISQED 2004: 5TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, PROCEEDINGS, 2004, : 211 - 216
  • [26] Improving the Functional Test Delay Fault Coverage: A Microprocessor Case Study
    Touati, A.
    Bosio, A.
    Girard, P.
    Virazel, A.
    Bernardi, P.
    Reorda, M. Sonza
    2016 IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI (ISVLSI), 2016, : 731 - 736
  • [27] Improving transition delay fault coverage using hybrid scan-based technique
    Ahmed, N
    Tehranipoor, M
    DFT 2005: 20TH IEEE INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT TOLERANCE IN VLSI SYSTEMS, 2005, : 187 - 195
  • [28] Hazard-Based Detection Conditions for Improved Transition Fault Coverage of Functional Test Sequences
    Pomeranz, Irith
    Reddy, Sudhakar M.
    IEEE INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT TOLERANCE VLSI SYSTEMS, PROCEEDINGS, 2009, : 358 - +
  • [29] A Method on Improving Fault Coverage of Semiconductor Test Patterns using a Distance Function
    Lee S.
    Lee S.
    Ahn J.-H.
    Transactions of the Korean Institute of Electrical Engineers, 2024, 73 (01): : 186 - 191
  • [30] A novel method of improving transition delay fault coverage using multiple scan enable signals
    Devtaprasanna, N
    Gunda, A
    Krishnamurthy, P
    Reddy, SM
    Pomeranz, I
    2005 IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN: VLSI IN COMPUTERS & PROCESSORS, PROCEEDINGS, 2005, : 471 - 474