A Method on Improving Fault Coverage of Semiconductor Test Patterns using a Distance Function

被引:0
|
作者
Lee S. [2 ]
Lee S. [2 ]
Ahn J.-H. [1 ]
机构
[1] Dep. of Electronic Engineering, Hoseo University, Asan, Chungnam
[2] School of Electronic Convergence Engineering, Hoseo University, Asan, Chungnam
关键词
Antirandom Test; Fault Coverage; Hamming Distance; LFSR; Pseudorandom Test;
D O I
10.5370/KIEE.2024.73.1.186
中图分类号
学科分类号
摘要
In this paper, we proposed a new and novel method to improve the fault coverage of random test patterns based on the distance function. The proposed patterns consists of pseudorandom and antirandom patterns. Antirandom patterns are generated by calculating hamming distance among candidates and pseudorandom patterns are by H/W logic such as LFSR. Experimental result shows the proposed method can improve the fault coverage by more than 30% for up to 200 cases compared to the pseudorandom pattern group and antrandom pattern group. Since the proposed method generates new patterns using only the relationships between predetermined patterns, it can be easily implemented with on-chip hardware, so we expect it can be widely adopted as a highly efficient DFT technology for random testing along with LFSR. © 2024 Korean Institute of Electrical Engineers. All rights reserved.
引用
收藏
页码:186 / 191
页数:5
相关论文
共 50 条
  • [1] Modeling Fault Coverage of Random Test Patterns
    Hailong Cui
    Sharad C. Seth
    Shashank K. Mehta
    Journal of Electronic Testing, 2003, 19 : 271 - 284
  • [2] Modeling fault coverage of random test patterns
    Cui, HL
    Seth, SC
    Mehta, SK
    JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2003, 19 (03): : 271 - 284
  • [3] Automatic test pattern generation for improving the fault coverage of microprocessors
    Hirase, Junichi
    Yoshimura, Shinichi
    Sezaki, Tomohisa
    Proceedings of the Asian Test Symposium, 1999, : 13 - 19
  • [4] A new method for improving path delay fault coverage
    Bateni, Z.
    Pedram, H.
    IRANIAN JOURNAL OF SCIENCE AND TECHNOLOGY TRANSACTION B-ENGINEERING, 2006, 30 (B2): : 199 - 206
  • [5] A Hamming distance based test pattern generator with improved fault coverage
    Pradhan, DK
    Kagaris, D
    Gambhir, R
    11TH IEEE INTERNATIONAL ON-LINE TESTING SYMPOSIUM, 2005, : 221 - 226
  • [6] Improving the Functional Test Delay Fault Coverage: A Microprocessor Case Study
    Touati, A.
    Bosio, A.
    Girard, P.
    Virazel, A.
    Bernardi, P.
    Reorda, M. Sonza
    2016 IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI (ISVLSI), 2016, : 731 - 736
  • [7] Improving a nonenumerative method to estimate path delay fault coverage
    Heragu, K
    Agrawal, VD
    Bushnell, ML
    Patel, JH
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1997, 16 (07) : 759 - 762
  • [8] Improving the stuck-at fault coverage of functional test sequences by using limited-scan operations
    Pomeranz, I
    Reddy, SM
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2004, 12 (07) : 780 - 788
  • [9] On improving the stuck-at fault coverage of functional test sequences by using limited-scan operations
    Pomeranz, I
    Reddy, SM
    INTERNATIONAL TEST CONFERENCE 2001, PROCEEDINGS, 2001, : 211 - 220
  • [10] USING TEST SYNTHESIS TO ACHIEVE HIGH FAULT COVERAGE
    不详
    COMPUTER DESIGN, 1994, 33 (11): : A24 - A27