On improving the stuck-at fault coverage of functional test sequences by using limited-scan operations

被引:9
|
作者
Pomeranz, I [1 ]
Reddy, SM [1 ]
机构
[1] Purdue Univ, Sch Elect & Comp Engn, W Lafayette, IN 47907 USA
关键词
D O I
10.1109/TEST.2001.966636
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Functional test sequences were shown to detect unique defects in VLSI circuits. This is thought to be due to the fact that they are applied at-speed. However, functional test sequences do not achieve complete stuck-at fault coverage. Therefore, scan-based stuck-at tests, as well as other types of tests, are typically also applied. This increases the amount of test resources required for test application. We describe a procedure for inserting (limited) scan operations into a functional sequence in order to improve its stuck-at fault coverage, thus reducing or eliminating the need for separate scan-based stuck-at tests. Between scan operations, the functional sequence is still applied at-speed; however, a higher stuck-at fault coverage is achieved.
引用
收藏
页码:211 / 220
页数:10
相关论文
共 35 条
  • [1] Improving the stuck-at fault coverage of functional test sequences by using limited-scan operations
    Pomeranz, I
    Reddy, SM
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2004, 12 (07) : 780 - 788
  • [2] On improving defect coverage of stuck-at fault tests
    Miyase, K
    Terashima, K
    Kajihara, S
    Wen, XQ
    Reddy, SM
    14TH ASIAN TEST SYMPOSIUM, PROCEEDINGS, 2005, : 216 - 221
  • [3] Maximizing Stuck-Open Fault Coverage Using Stuck-at Test Vectors
    Higami, Yoshinobu
    Saluja, Kewal K.
    Takahashi, Hiroshi
    Kobayashi, Shin-ya
    Takamatsu, Yuzo
    IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2008, E91A (12) : 3506 - 3513
  • [4] Fast Enhancement of Validation Test Sets for Improving the Stuck-at Fault Coverage of RTL Circuits
    Lingappan, Loganathan
    Gangaram, Vijay
    Jha, Niraj K.
    Chakravarty, Sreejit
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2009, 17 (05) : 697 - 708
  • [5] Functional verification coverage vs. physical stuck-at fault coverage
    Sun, X
    Hull, C
    1998 IEEE INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT TOLERANCE IN VLSI SYSTEMS, PROCEEDINGS, 1998, : 108 - 116
  • [6] Calculating the fault coverage for dual neighboring faults using single stuck-at fault patterns
    Schat, Jan
    2008 IEEE WORKSHOP ON DESIGN AND DIAGNOSTICS OF ELECTRONIC CIRCUITS AND SYSTEMS, PROCEEDINGS, 2008, : 235 - 240
  • [7] Fast enhancement of validation test sets to improve stuck-at fault coverage for RTL circuits
    Lingappan, L.
    Gangaram, V.
    Jha, N. K.
    Chakravarty, S.
    20TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS: TECHNOLOGY CHALLENGES IN THE NANOELECTRONICS ERA, 2007, : 504 - +
  • [8] Test generation for transistor shorts using stuck-at fault simulator and test generator
    Higami, Yoshinobu
    Saluja, Kewal K.
    Takahashi, Hiroshi
    Kobayashi, Shin-ya
    Takamatsu, Yuzo
    PROCEEDINGS OF THE 16TH ASIAN TEST SYMPOSIUM, 2007, : 271 - 274
  • [9] Fault simulation and test generation for transistor shorts using stuck-at test tools
    Higami, Yoshinobu
    Saluja, Kewal K.
    Takahashi, Hiroshi
    Kobayashi, Shin-ya
    Takamatsu, Yuzo
    IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 2008, E91D (03): : 690 - 699
  • [10] Estimating the relative single stuck-at fault coverage of test sets for a combinational logic block from its functional description
    Pomeranz, I
    Reddy, SM
    SIXTH IEEE INTERNATIONAL HIGH-LEVEL DESIGN VALIDATION AND TEST WORKSHOP, PROCEEDINGS, 2001, : 31 - 35