On improving the stuck-at fault coverage of functional test sequences by using limited-scan operations

被引:9
|
作者
Pomeranz, I [1 ]
Reddy, SM [1 ]
机构
[1] Purdue Univ, Sch Elect & Comp Engn, W Lafayette, IN 47907 USA
关键词
D O I
10.1109/TEST.2001.966636
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Functional test sequences were shown to detect unique defects in VLSI circuits. This is thought to be due to the fact that they are applied at-speed. However, functional test sequences do not achieve complete stuck-at fault coverage. Therefore, scan-based stuck-at tests, as well as other types of tests, are typically also applied. This increases the amount of test resources required for test application. We describe a procedure for inserting (limited) scan operations into a functional sequence in order to improve its stuck-at fault coverage, thus reducing or eliminating the need for separate scan-based stuck-at tests. Between scan operations, the functional sequence is still applied at-speed; however, a higher stuck-at fault coverage is achieved.
引用
收藏
页码:211 / 220
页数:10
相关论文
共 35 条
  • [31] Automatic Generation of Test Instructions for Path Delay Faults Based-On Stuck-at Fault in Processor Cores Using Assignment Decision Diagram
    Shaheen, Ateeq-Ur-Rehman
    Hussin, Fawnizu Azmadi
    Hamid, Nor Hisham
    Ali, Noohul Basheer Zain
    2014 5TH INTERNATIONAL CONFERENCE ON INTELLIGENT AND ADVANCED SYSTEMS (ICIAS 2014), 2014,
  • [32] Improving Small-Delay Fault Coverage of On-Chip Delay Measurement by Segmented Scan and Test Point Insertion
    Zhang, Wenpo
    Namba, Kazuteru
    Ito, Hideo
    IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 2014, E97D (10) : 2719 - 2729
  • [33] Improving Evolutionary Algorithm performance on maximizing functional test coverage of ASICs using adaptation of the fitness criteria
    Aktan, B
    Greenwood, G
    Shor, MH
    CEC'02: PROCEEDINGS OF THE 2002 CONGRESS ON EVOLUTIONARY COMPUTATION, VOLS 1 AND 2, 2002, : 1825 - 1829
  • [34] Improving ATPG gate-level fault coverage by using test vectors generated from behavioral HDL descriptions
    Krug, Margrit Reni
    Lubaszewski, Marcelo Soares
    Moraes, Marcelo de Souza
    IFIP VLSI-SOC 2006: IFIP WG 10.5 INTERNATIONAL CONFERENCE ON VERY LARGE SCALE INTEGRATION & SYSTEM-ON-CHIP, 2006, : 314 - +
  • [35] Predicting residual software fault content and their location during multi-phase functional testing using test coverage
    Smidts, C.S. (smidts.1@osu.edu), 1600, Inderscience Enterprises Ltd., 29, route de Pre-Bois, Case Postale 856, CH-1215 Geneva 15, CH-1215, Switzerland (07):