共 35 条
- [31] Automatic Generation of Test Instructions for Path Delay Faults Based-On Stuck-at Fault in Processor Cores Using Assignment Decision Diagram 2014 5TH INTERNATIONAL CONFERENCE ON INTELLIGENT AND ADVANCED SYSTEMS (ICIAS 2014), 2014,
- [33] Improving Evolutionary Algorithm performance on maximizing functional test coverage of ASICs using adaptation of the fitness criteria CEC'02: PROCEEDINGS OF THE 2002 CONGRESS ON EVOLUTIONARY COMPUTATION, VOLS 1 AND 2, 2002, : 1825 - 1829
- [34] Improving ATPG gate-level fault coverage by using test vectors generated from behavioral HDL descriptions IFIP VLSI-SOC 2006: IFIP WG 10.5 INTERNATIONAL CONFERENCE ON VERY LARGE SCALE INTEGRATION & SYSTEM-ON-CHIP, 2006, : 314 - +
- [35] Predicting residual software fault content and their location during multi-phase functional testing using test coverage Smidts, C.S. (smidts.1@osu.edu), 1600, Inderscience Enterprises Ltd., 29, route de Pre-Bois, Case Postale 856, CH-1215 Geneva 15, CH-1215, Switzerland (07):