Contact Resistance of Microbumps in a Typical Through-Silicon-Via Structure

被引：5
|
作者：
Lwo, Ben-Je [1 ]
Teng, Chia-Liang [1 ]
Tseng, Kun-Fu [2 ]
Ni, Tom [3 ]
Lu, Shirley [3 ]
机构：
[1] Natl Def Univ, Chung Cheng Inst Technol, Dept Mech & Aerosp Engn, Taoyuan 335, Taiwan
[2] Asia Pacific Inst Creat, Dept Multimedia & Game Sci, Miaoli 351, Taiwan
[3] Powertech Technol Inc, Hsinchu 300, Taiwan
来源：
IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY | 2017年 / 7卷 / 01期
关键词：
Contact resistance; micro bump; through silicon via (TSV); BONDED COPPER INTERCONNECTS; 3-DIMENSIONAL INTEGRATION;
D O I：
10.1109/TCPMT.2016.2627577
中图分类号：
T [工业技术];
学科分类号：
08 ;
摘要：
The contact resistance of microbumps in a plastic ball grid array packaging with a through-silicon-via (TSV) structure was characterized. Accordingly, a self-designed TSV daisy-chain circuit was proposed to facilitate the formulation of the measurement paths, and the test samples were made by using a commercialized packaging process to simulate real product behaviors. Using the proposed single model and the complete model for the testing structure, about 25 m ohm was measured as the average contact resistance per microbump, and the contact resistance for each microbump was separately extracted between 4 and 60 m ohm In addition, decreasing contact resistance due to the annealing effect was observed from two different reliability tests.
引用
收藏
页码：27 / 32
页数：6
相关论文
共 50 条
  • [31] Novel On-Chip Through-Silicon-Via Wilkinson Power Divider
    Woods, Wayne
    Ding, Hanyi
    Wang, Guoan
    Joseph, Alvin
    2010 PROCEEDINGS 60TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2010, : 537 - 542
  • [32] Protrusion of Through-Silicon-Via (TSV) Copper with Double Annealing Processes
    Zhang, Min
    Qin, Fei
    Chen, Si
    Dai, Yanwei
    Chen, Pei
    An, Tong
    JOURNAL OF ELECTRONIC MATERIALS, 2022, 51 (05) : 2433 - 2449
  • [33] Equivalent circuit model of through-silicon-via in slow wave mode
    Wang, Fengjuan
    Wang, Gang
    Yu, Ningmei
    IEICE ELECTRONICS EXPRESS, 2017, 14 (22):
  • [34] A New Low-cost Approach to Fabricate Silicon Dioxide for Insulator of Through-Silicon-Via
    Zheng, Shuai
    Zhang, Junhong
    Gao, Lanya
    Zhang, Shanshan
    Li, Ming
    2016 17TH INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY (ICEPT), 2016, : 563 - 566
  • [35] MEASUREMENT OF DIRECT CURRENT AND HIGH FREQUENCY ELECTRICAL CHARACTERISTICS FOR THROUGH-SILICON-VIA
    Li, Cheng
    Guo, Han
    Liu, Ziyu
    Wang, Qian
    Cai, Jian
    2016 CHINA SEMICONDUCTOR TECHNOLOGY INTERNATIONAL CONFERENCE (CSTIC), 2016,
  • [36] Triangular Voltage Sweep (TVS) characterisation for Through-Silicon-Via (TSV) reliability
    Kothandaraman, C.
    Cohen, S.
    2016 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM (IRPS), 2016,
  • [37] Temperature Rise Minimization through Simultaneous Layer Assignment and Thermal Through-Silicon-Via Planning
    Yeh, Hua-Hsin
    Huang, Chen-Yu
    Huang, Shih-Hsu
    2013 8TH INTERNATIONAL MICROSYSTEMS, PACKAGING, ASSEMBLY AND CIRCUITS TECHNOLOGY CONFERENCE (IMPACT), 2013, : 207 - 210
  • [38] Explicit model of thermal stress induced by annular through-silicon-via (TSV)
    Wang, Fengjuan
    Yu, Ningmei
    IEICE ELECTRONICS EXPRESS, 2016, 13 (21):
  • [39] Modeling of Electromigration in Through-Silicon-Via Based 3D IC
    Pak, Jiwoo
    Pathak, Mohit
    Lim, Sung Kyu
    Pan, David Z.
    2011 IEEE 61ST ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2011, : 1420 - 1427
  • [40] System-level design consideration and optimization of through-silicon-via inductor
    Zhuo, Cheng
    Chen, Baixin
    INTEGRATION-THE VLSI JOURNAL, 2019, 65 : 362 - 369
12345