Contact Resistance of Microbumps in a Typical Through-Silicon-Via Structure

被引：5
|
作者：
Lwo, Ben-Je [1 ]
Teng, Chia-Liang [1 ]
Tseng, Kun-Fu [2 ]
Ni, Tom [3 ]
Lu, Shirley [3 ]
机构：
[1] Natl Def Univ, Chung Cheng Inst Technol, Dept Mech & Aerosp Engn, Taoyuan 335, Taiwan
[2] Asia Pacific Inst Creat, Dept Multimedia & Game Sci, Miaoli 351, Taiwan
[3] Powertech Technol Inc, Hsinchu 300, Taiwan
来源：
IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY | 2017年 / 7卷 / 01期
关键词：
Contact resistance; micro bump; through silicon via (TSV); BONDED COPPER INTERCONNECTS; 3-DIMENSIONAL INTEGRATION;
D O I：
10.1109/TCPMT.2016.2627577
中图分类号：
T [工业技术];
学科分类号：
08 ;
摘要：
The contact resistance of microbumps in a plastic ball grid array packaging with a through-silicon-via (TSV) structure was characterized. Accordingly, a self-designed TSV daisy-chain circuit was proposed to facilitate the formulation of the measurement paths, and the test samples were made by using a commercialized packaging process to simulate real product behaviors. Using the proposed single model and the complete model for the testing structure, about 25 m ohm was measured as the average contact resistance per microbump, and the contact resistance for each microbump was separately extracted between 4 and 60 m ohm In addition, decreasing contact resistance due to the annealing effect was observed from two different reliability tests.
引用
收藏
页码：27 / 32
页数：6
相关论文
共 50 条
  • [21] Compressed Sensing Based Analytical Modeling for Through-Silicon-Via Pairs
    Wang, Tao
    Kim, Jingook
    Fan, Jun
    Shi, Yiyu
    2011 IEEE 54TH INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2011,
  • [22] Through-silicon-via Process Control in Manufacturing for SiGe Power Amplifiers
    Gambino, J. P.
    Doan, T.
    Trapasso, J.
    Musante, C.
    Dang, D.
    Vanslette, D.
    Grant, D.
    Marx, D.
    Dudley, R.
    2013 IEEE 63RD ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2013, : 221 - 226
  • [23] Multiphysics Characterization of Large-Scale Through-Silicon-Via Structures
    Lu, Tianjian
    Jin, Jian-Ming
    Li, Er-Ping
    2015 31st International Review of Progress in Applied Computational Electromagnetics (ACES) Vol 31, 2015,
  • [24] Capacitance characterization of tapered through-silicon-via considering MOS effect
    Wang, Fengjuan
    Zhu, Zhangming
    Yang, Yintang
    Liu, Xiaoxian
    Ding, Ruixue
    MICROELECTRONICS JOURNAL, 2014, 45 (02) : 205 - 210
  • [25] Parameters determination for modelling of copper electrodeposition in through-silicon-via with additives
    Wang, Yan
    Deng, Xin
    Ren, Xinyu
    Li, Xiang
    Wang, Fuliang
    Zhu, Wenhui
    MICROELECTRONIC ENGINEERING, 2018, 196 : 25 - 31
  • [26] Characteristics of coaxial-annular through-silicon-via in microwave field
    Wang, Fengjuan
    Wang, Gang
    Yu, Ningmei
    2016 17TH INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY (ICEPT), 2016, : 1219 - 1221
  • [27] Three-Dimensional Coaxial Through-Silicon-Via (TSV) Design
    Xu, Zheng
    Lu, Jian-Qiang
    IEEE ELECTRON DEVICE LETTERS, 2012, 33 (10) : 1441 - 1443
  • [28] A wet process to fabricate silicon oxide layer for through-silicon-via insulator application
    Duan, Haoze
    Zheng, Shuai
    Gao, Liming
    Li, Ming
    2018 19TH INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY (ICEPT), 2018, : 501 - 505
  • [29] A Novel Silicon-Air-Silicon Through-Silicon-Via Structure Realized Using Double-Side Partially Overlapping Etching
    Zhang, Ziyue
    Ding, Yingtao
    Chen, Zhiming
    Wu, Ying
    Gong, Xiao
    IEEE ELECTRON DEVICE LETTERS, 2020, 41 (10) : 1544 - 1547
  • [30] Ellect of Annealing Process on the Properties of Through-Silicon-Via Electroplating Copper
    Guan, Yong
    Zeng, Qinghua
    Chen, Jing
    Ma, Shenglin
    Meng, Wei
    Jin, Yufeng
    2017 18TH INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY (ICEPT), 2017, : 139 - 142
12345