Reduction of off-current in self-aligned double-gate TFT with mask-free symmetric LDD

被引：6
|
作者：
Zhang, SD [1 ]
Han, RQ
Sin, JKO
Chan, M
机构：
[1] Peking Univ, Inst Microelect, Beijing 100871, Peoples R China
[2] Hong Kong Univ Sci & Technol, Dept Elect & Elect Engn, Hong Kong, Peoples R China
来源：
IEEE TRANSACTIONS ON ELECTRON DEVICES | 2002年 / 49卷 / 08期
关键词：
double-gate; lightly doped drain (LDD); self-aligned; thin-film transistor (TFT);
D O I：
10.1109/TED.2002.801232
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
In this brief, the lateral electric field distribution in the channel of a double-gate TFT is studied and compared with that of a conventional single-gate TFT. The double-gate TFT is predicted to suffer from a more severe anomalous off-current than the single-gate TFT. A smart double-gate TFT technology is proposed to decrease the off-current. The unique feature of the technology is the lithography independent formation of the self-aligned double-gate and the symmetric lightly doped drain (LDD) structures. With the LDD applied, the anomalous off-current of the fabricated double-gate TFT is reduced by three orders of magnitude from the range of 10(-9) A/mum to 10(-12) A/mum. The orVoff current ratio is increased by three orders of magnitude accordingly from around 104 to 10(7).
引用
收藏
页码：1490 / 1492
页数：3
相关论文
共 50 条
  • [31] Fabrication and characterization of vertical-type, self-aligned asymmetric double-gate metal-oxide-semiconductor field-effect-transistors
    Masahara, M
    Liu, YX
    Ishii, K
    Sakamoto, K
    Matsukawa, T
    Tanoue, H
    Kanemaru, S
    Suzuki, E
    APPLIED PHYSICS LETTERS, 2005, 86 (12) : 1 - 3
  • [32] High performance normally-off self-aligned metal gate GaN MISFETs on free-standing GaN substrates
    Ogawa, Hiroki
    Kasai, Hayao
    Kaneda, Naoki
    Tsuchiya, Tomonobu
    Mishima, Tomoyoshi
    Nakamura, Tohru
    PHYSICA STATUS SOLIDI C: CURRENT TOPICS IN SOLID STATE PHYSICS, VOL 11, NO 3-4, 2014, 11 (3-4): : 918 - 923
  • [33] Self-Aligned Planar Double-Gate MOSFETs by Bonding for 22-nm Node, With Metal Gates, High-κ Dielectrics, and Metallic Source/Drain
    Vinet, M.
    Poiroux, T.
    Licitra, C.
    Widiez, J.
    Bhandari, J.
    Previtali, B.
    Vizioz, C.
    Lafond, D.
    Arvet, C.
    Besson, P.
    Baud, L.
    Morand, Y.
    Rivoire, M.
    Nemouchi, F.
    Carron, V.
    Deleonibus, S.
    IEEE ELECTRON DEVICE LETTERS, 2009, 30 (07) : 748 - 750
  • [34] Self-aligned double-gate single-electron transistor derived from 0.12-μm-scale electron-beam lithography
    Nishiguchi, K
    Oda, S
    APPLIED PHYSICS LETTERS, 2001, 78 (14) : 2070 - 2072
  • [35] Impact of the Hydrogenation Process on the Performance of Self-Aligned Metal Double-Gate Low-Temperature Polycrystalline-Silicon Thin-Film Transistors
    Shika, Yusuke
    Bessho, Takuro
    Okabe, Yasunori
    Ogata, Hiroyuki
    Kamo, Shinya
    Kitahara, Kuninori
    Hara, Akito
    JAPANESE JOURNAL OF APPLIED PHYSICS, 2013, 52 (03)
  • [36] Performance of n- and p-ch self-aligned planar double-gate Cu-MIC poly-Ge TFTs on glass substrates
    Suzuki, Sho
    Tomizuka, Keigo
    Hara, Akito
    TWENTY-NINETH INTERNATIONAL WORKSHOP ON ACTIVE-MATRIX FLATPANEL DISPLAYS AND DEVICES: TFT TECHNOLOGIES AND FPD MATERIALS (AM-FPD 22), 2022, : 140 - 141
  • [37] Single-Electron Charge Sensor Self-Aligned to a Quantum Dot Array by Double-Gate Patterning Process for a Large-Scale Silicon Quantum Computer
    Kuno, Takuma
    Utsugi, Takeru
    Tsuchiya, Rvuta
    Lee, Norivuki
    Shinkai, Gou
    Mine, Toshiyuki
    Yanagi, Rani
    Mizokuchi, Raisei
    Yoneda, Jun
    Kodera, Tetsuo
    Saito, Shinichi
    Hisamoto, Digh
    Mizuno, Hiroyuki
    2023 SILICON NANOELECTRONICS WORKSHOP, SNW, 2023, : 97 - 98
  • [38] The simulation of a new asymmetrical double-gate poly-Si TFT with modified channel conduction mechanism for highly reduced OFF-state leakage current
    Orouji, AA
    Kumar, MJ
    IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY, 2005, 5 (04) : 675 - 682
  • [39] Advanced Four-Mask Process Bottom-Gate Poly-Si TFT via Self-Aligned NiSi2 Seed-Induced Lateral Crystallization
    Lee, Sol Kyu
    Seok, Ki Hwan
    Kim, Hyung Yoon
    Kiaee, Zohreh
    Chae, Hee Jae
    Lee, Yong Hee
    Joo, Seung Ki
    IEEE ELECTRON DEVICE LETTERS, 2016, 37 (10) : 1292 - 1294
  • [40] Four-terminal field-emission characteristics of double-gate metallic field-emitter array cathodes with controlled apex sizes fabricated by molding and self-aligned gate process
    Tsujino, S.
    Kirk, E.
    Vogel, T.
    Gobrecht, J.
    2009 IEEE INTERNATIONAL VACUUM ELECTRONICS CONFERENCE, 2009, : 327 - 328
12345