Run-time Accelerate Channel for Communication-Aware Network-on-Chip

被引：0
|
作者：
Ai, Tianpeng [1 ]
Hu, Tongsen [1 ]
Chen, Tianzhou [2 ]
机构：
[1] Zhejiang Univ Technol, Dept Comp Sci & Technol, Hangzhou, Zhejiang, Peoples R China
[2] Zhejiang Univ, Dept Comp Sci & Technol, Hangzhou, Zhejiang, Peoples R China
来源：
PROCEEDINGS OF THE 2014 INTERNATIONAL CONFERENCE ON E-EDUCATION, E-BUSINESS AND INFORMATION MANAGEMENT | 2014年 / 91卷
关键词：
Network-on-Chip (NoC); run-time accelerate channel (RAC); application locality; end-to-end communication;
D O I：
暂无
中图分类号：
F [经济];
学科分类号：
02 ;
摘要：
Network-on-Chip (NoC) is a major communication architecture in multi-core system. Reducing the average delay of network communication is a crucial problem to improve system performance. In this paper, a run-time acceleration mechanism is proposed to reduce the latency of busy traffic in a network. We first predict the pair-wise nodes who communicate with each other frequently based on application's locality. Then we propose a run-time acceleration mechanism which combines the packet-switched and the virtual-circuit switching. It can shorten the router pipeline of busy traffic we predicted, thereby achieves the goal of reducing network's average latency. We evaluate the proposed scheme on a 64-core CMP with a mesh topology, using a suite of applications from PARSEC. Our proposed scheme reduces network's average latency by 17.4% compared to a traditional packet-switched NoC.
引用
收藏
页码：262 / 265
页数：4
相关论文
共 50 条
  • [41] Run-Time Adaptable On-Chip Thermal Triggers
    Kumar, Pratyush
    Atienza, David
    2011 16TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC), 2011,
  • [42] Communication Power Optimization for Network-on-Chip Architectures
    Shin, Dongkun
    Kim, Jihong
    JOURNAL OF LOW POWER ELECTRONICS, 2006, 2 (02) : 165 - 176
  • [43] A Power, Thermal and Reliability-Aware Network-on-Chip
    Sharma, Ashish
    Gupta, Yogendra
    Yadav, Sonal
    Bhargava, Lava
    Gaur, Manoj Singh
    Laxmi, Vijay
    2017 3RD IEEE INTERNATIONAL SYMPOSIUM ON NANOELECTRONIC AND INFORMATION SYSTEMS (INIS), 2017, : 243 - 245
  • [44] Designing Data-Aware Network-on-Chip for Performance
    Das, Abhijit
    Jose, John
    2022 IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI (ISVLSI 2022), 2022, : 428 - 433
  • [45] Power-Aware Run-Time Incremental Mapping for 3-D Networks-on-Chip
    Wang, Xiaohang
    Palesi, Maurizio
    Yang, Mei
    Jiang, Yingtao
    Huang, Michael C.
    Liu, Peng
    NETWORK AND PARALLEL COMPUTING, 2011, 6985 : 232 - +
  • [46] Minimizing Virtual Channel Buffer for Network-on-Chip
    Wang, Jian
    Li, Yubai
    Chai, Song
    Peng, Qicong
    FIFTH INTERNATIONAL CONFERENCE ON MACHINE VISION (ICMV 2012): ALGORITHMS, PATTERN RECOGNITION AND BASIC TECHNOLOGIES, 2013, 8784
  • [47] Design and implementation of congestion aware router for network-on-chip
    Balakrishnan, Melvin T.
    Venkatesh, T. G.
    Bhaskar, A. Vijaya
    INTEGRATION-THE VLSI JOURNAL, 2023, 88 : 43 - 57
  • [48] A virtual channel network-on-chip for GT and BE traffic
    Kavaldjiev, Nikolay
    Smit, Gerard J. M.
    Jansen, Pierre G.
    Wolkotte, Pascal T.
    IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI, PROCEEDINGS: EMERGING VLSI TECHNOLOGIES AND ARCHITECTURES, 2006, : 211 - +
  • [49] Transaction-aware network-on-chip resource reservation
    IME, Tsinghua University, China
    不详
    不详
    不详
    IEEE Comput. Archit. Lett., 2008, 2 (53-56):
  • [50] A Monitoring-Aware Network-on-Chip Design Flow
    Ciordas, Calin
    Hansson, Andreas
    Goossens, Kees
    Basten, Twan
    DSD 2006: 9TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN: ARCHITECTURES, METHODS AND TOOLS, PROCEEDINGS, 2006, : 97 - +
12345