Run-time Accelerate Channel for Communication-Aware Network-on-Chip

被引：0
|
作者：
Ai, Tianpeng [1 ]
Hu, Tongsen [1 ]
Chen, Tianzhou [2 ]
机构：
[1] Zhejiang Univ Technol, Dept Comp Sci & Technol, Hangzhou, Zhejiang, Peoples R China
[2] Zhejiang Univ, Dept Comp Sci & Technol, Hangzhou, Zhejiang, Peoples R China
来源：
PROCEEDINGS OF THE 2014 INTERNATIONAL CONFERENCE ON E-EDUCATION, E-BUSINESS AND INFORMATION MANAGEMENT | 2014年 / 91卷
关键词：
Network-on-Chip (NoC); run-time accelerate channel (RAC); application locality; end-to-end communication;
D O I：
暂无
中图分类号：
F [经济];
学科分类号：
02 ;
摘要：
Network-on-Chip (NoC) is a major communication architecture in multi-core system. Reducing the average delay of network communication is a crucial problem to improve system performance. In this paper, a run-time acceleration mechanism is proposed to reduce the latency of busy traffic in a network. We first predict the pair-wise nodes who communicate with each other frequently based on application's locality. Then we propose a run-time acceleration mechanism which combines the packet-switched and the virtual-circuit switching. It can shorten the router pipeline of busy traffic we predicted, thereby achieves the goal of reducing network's average latency. We evaluate the proposed scheme on a 64-core CMP with a mesh topology, using a suite of applications from PARSEC. Our proposed scheme reduces network's average latency by 17.4% compared to a traditional packet-switched NoC.
引用
收藏
页码：262 / 265
页数：4
相关论文
共 50 条
  • [21] Cache-aware network-on-chip for chip multiprocessors
    Tatas, Konstantinos
    Kyriacou, Costas
    Dekoulis, George
    Demetriou, Demetris
    Avraam, Costas
    Christou, Anastasia
    VLSI CIRCUITS AND SYSTEMS IV, 2009, 7363
  • [22] Evaluation and run-time optimization of on-chip communication structures in reconfigurable architectures
    Murgan, T
    Petrov, M
    Ortiz, AG
    Ludewig, R
    Zipf, P
    Hollstein, T
    Glesner, M
    Oelkrug, B
    Brakensiek, J
    FIELD-PROGRAMMABLE LOGIC AND APPLICATIONS, PROCEEDINGS, 2003, 2778 : 1111 - 1114
  • [23] Network-on-Chip Aware Scheduling of Hard-Real-Time Tasks
    Shekhar, Mayank
    Ramaprasad, Harini
    Mueller, Frank
    2014 9TH IEEE INTERNATIONAL SYMPOSIUM ON INDUSTRIAL EMBEDDED SYSTEMS (SIES), 2014,
  • [24] Congestion-aware wireless network-on-chip for high-speed communication
    Devanathan, M.
    Ranganathan, V
    Sivakumar, P.
    AUTOMATIKA, 2020, 61 (01) : 92 - 98
  • [25] Testing network-on-chip communication fabrics
    Grecu, Cristian
    Ivanov, Andre
    Saleh, Resve
    Pande, Partha P.
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2007, 26 (12) : 2201 - 2214
  • [26] Communication-Aware Globally-Coordinated On-Chip Networks
    Jin, Yuho
    Kim, Eun Jung
    Pinkston, Timothy Mark
    IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS, 2012, 23 (02) : 242 - 254
  • [27] Communication analysis for network-on-chip design
    Siebenborn, A
    Bringmann, O
    Rosenstiel, W
    INTERNATIONAL CONFERENCE ON PARALLEL COMPUTING IN ELECTRICAL ENGINEERING, 2004, : 315 - 320
  • [28] Energy-aware communication and task scheduling for network-on-chip architectures under real-time constraints
    Hu, JC
    Marculescu, R
    DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, VOLS 1 AND 2, PROCEEDINGS, 2004, : 234 - 239
  • [29] A New Multicast Aware Optical Network-on-Chip
    Zhu, Lijing
    Chen, Zheng
    Gu, Huaxi
    2016 15TH INTERNATIONAL CONFERENCE ON OPTICAL COMMUNICATIONS AND NETWORKS (ICOCN), 2016,
  • [30] Computation and Communication Aware Run-Time Mapping for NoC-based MPSoC Platforms
    Kaushik, Samarth
    Singh, Amit Kumar
    Srikanthan, Thambipillai
    2011 IEEE INTERNATIONAL SOC CONFERENCE (SOCC), 2011, : 185 - 190
12345