Run-Time Adaptable On-Chip Thermal Triggers

被引:0
|
作者
Kumar, Pratyush [1 ]
Atienza, David [1 ]
机构
[1] Ecole Polytech Fed Lausanne, ESL, CH-1015 Lausanne, Switzerland
关键词
D O I
暂无
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
With ever-increasing power densities, Dynamic Thermal Management (DTM) techniques have become mainstream in today's systems. An important component of such techniques is the thermal trigger. It has been shown that predictive thermal triggers can outperform reactive ones [4]. In this paper, we present a novel trade-off space of predictive thermal triggers, and compare different approaches proposed in the literature. We argue that run-time adaptability is a crucial parameter of interest. We present a run-time adaptable thermal simulator compatible with arbitrary sensor configuration based on the Neural Network (NN) simulator presented in [14]. We present experimental results on Niagara UltraSPARC T1 chip with real-life benchmark applications. Our results quantitatively establish the effectiveness of the proposed simulator for reducing (by up to 90%), the otherwise unacceptably high errors, that can arise due to expected leakage current variation and design-time thermal modeling errors.
引用
收藏
页数:6
相关论文
共 50 条
  • [1] Run-time adaptive on-chip communication scheme
    Al Faruque, Mohammad Abdullah
    Ebi, Thomas
    Henkel, Joerg
    IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN DIGEST OF TECHNICAL PAPERS, VOLS 1 AND 2, 2007, : 26 - 31
  • [2] A Method for Run-Time Prediction of On-Chip Thermal Conditions in Dynamically Reconfigurable SOPCs
    Sharma, Dimple
    Kirischian, Lev
    INTERNATIONAL JOURNAL OF RECONFIGURABLE COMPUTING, 2021, 2021 (2021)
  • [3] On-chip communication in run-time assembled reconfigurable systems
    Sedcole, Pete
    Cheung, Peter Y. K.
    Constantinides, George A.
    Luk, Wayne
    2006 INTERNATIONAL CONFERENCE ON EMBEDDED COMPUTER SYSTEMS: ARCHITECTURES, MODELING AND SIMULATION, PROCEEDINGS, 2006, : 168 - +
  • [4] Run-time loop restructuring for on-chip parallel processor
    Tamatsukuri, J
    Matsumoto, T
    Hiraki, K
    INTERNATIONAL CONFERENCE ON PARALLEL AND DISTRIBUTED PROCESSING TECHNIQUES AND APPLICATIONS, VOLS I-IV, PROCEEDINGS, 1998, : 1489 - 1496
  • [5] Run-Time Adaptive Performance Compensation using On-chip Sensors
    Hashimoto, Masanori
    2011 16TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC), 2011,
  • [6] Evaluation and run-time optimization of on-chip communication structures in reconfigurable architectures
    Murgan, T
    Petrov, M
    Ortiz, AG
    Ludewig, R
    Zipf, P
    Hollstein, T
    Glesner, M
    Oelkrug, B
    Brakensiek, J
    FIELD-PROGRAMMABLE LOGIC AND APPLICATIONS, PROCEEDINGS, 2003, 2778 : 1111 - 1114
  • [7] Run-time Adaptable Business Process Decentralization
    Esfahani, Faramarz Safi
    Murad, Masrah Azrifah Azmi
    Sulaiman, Md. Nasir
    Udzir, Nur Izura
    EKNOW 2011: THE THIRD INTERNATIONAL CONFERENCE ON INFORMATION, PROCESS, AND KNOWLEDGE MANAGEMENT, 2011, : 76 - 82
  • [8] Energy Efficient On-Chip Power Delivery with Run-Time Voltage Regulator Clustering
    Pathak, Divya
    Hajkazemi, Mohammad Hossein
    Tavana, Mohammad Khavari
    Homayoun, Houman
    Savidis, Ioannis
    2016 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2016, : 1210 - 1213
  • [9] Run-Time Laser Power Management in Photonic NoCs with On-Chip Semiconductor Optical Amplifiers
    Thakkar, Ishan G.
    Chittamuru, Sai Vineel Reddy
    Pasricha, Sudeep
    2016 TENTH IEEE/ACM INTERNATIONAL SYMPOSIUM ON NETWORKS-ON-CHIP (NOCS), 2016,
  • [10] ADAM: Run-time agent-based distributed application mapping for on-chip communication
    Al Faruque, Mohammad Abdullah
    Krist, Rudolf
    Henkel, Joerg
    2008 45TH ACM/IEEE DESIGN AUTOMATION CONFERENCE, VOLS 1 AND 2, 2008, : 760 - 765