CLP-based multifrequency test generation for analog circuits

被引:7
|
作者
Abderrahman, A
Cerny, E
Kaminska, B
机构
关键词
D O I
10.1109/VTEST.1997.600241
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
In our previous work we elaborated a multifrequency test generation method (TPG) for detecting parametric and catastrophic faults in linear analog circuits. The method was formulated as an optimization problem which was solved by Sequential Quadratic Programming (SOP), a non-linear programming method available in MATLAB. Such standard optimization methods are based on and process local information and consequently cannot guarantee a global optimum. In this paper; we propose a method based on Constraint Logic Programming (CLP) that solves the optimization problem in TPG as a series of Constraint Satisfaction Problems (CSPs). Our TPG method is fully automatic and provides tight and guaranteed bounds on the global optima of a nonlinear function. The TPG method was implemented in CLP (BNR) Prolog. First, we illustrate the effectiveness of our approach on a number of nonlinear functions known to be difficult, and then we apply it to a realistic electronic circuit in the context of TPG. The two methods produce same results except for one case where SQP falls into a local minimum. This could lead to a wrong test selection. Moreover; while the TPG rook over a week of work using SQP, it was solved in a matter of minutes using CLP.
引用
收藏
页码:158 / 165
页数:8
相关论文
共 50 条
  • [41] A CLP heap solver for test case generation
    Albert, Elvira
    Garcia De La Banda, Maria
    Gomez-Zamalloa, Miguel
    Miguel Rojas, Jose
    Stuckey, Peter
    THEORY AND PRACTICE OF LOGIC PROGRAMMING, 2013, 13 : 721 - 735
  • [42] A CLP heap solver for test case generation
    Albert, Elvira
    De La Banda, María García
    Gómez-Zamalloa, Miguel
    Rojas, José Miguel
    Stuckey, Peter
    Theory and Practice of Logic Programming, 2013, 13 (4-5) : 721 - 735
  • [43] GENERATION OF SOFTWARE FOR COMPUTER-CONTROLLED TEST EQUIPMENT FOR TESTING ANALOG CIRCUITS
    TINAZTEPE, C
    PRYWES, NS
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS, 1979, 26 (07): : 537 - 548
  • [44] Test pattern generation for analog circuits using neural networks and evolutive algorithms
    Bernier, JL
    Merelo, JJ
    Ortega, J
    Prieto, A
    FROM NATURAL TO ARTIFICIAL NEURAL COMPUTATION, 1995, 930 : 838 - 844
  • [45] Coefficient-based test of parametric faults in analog circuits
    Guo, Z
    Savir, J
    IMTC/O3: PROCEEDINGS OF THE 20TH IEEE INSTRUMENTATION AND MEASUREMENT TECHNOLOGY CONFERENCE, VOLS 1 AND 2, 2003, : 71 - 75
  • [46] Fault-Based Test Methodology for Analog Amplifier Circuits
    Mikulic, Josip
    Sarson, Peter
    Schatzberger, Gregor
    Baric, Adrijan
    2017 IEEE EAST-WEST DESIGN & TEST SYMPOSIUM (EWDTS), 2017,
  • [47] Characteristics of fault diagnosis for analog circuits based on preset test
    Miura, Y
    DFT 2005: 20TH IEEE INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT TOLERANCE IN VLSI SYSTEMS, 2005, : 573 - 581
  • [48] Coefficient-based test of parametric faults in analog circuits
    Guo, Z
    Savir, J
    IEEE TRANSACTIONS ON INSTRUMENTATION AND MEASUREMENT, 2006, 55 (01) : 150 - 157
  • [49] Constrained specification-based test stimulus generation for analog circuits using nonlinear performance prediction models
    Bhattacharya, S
    Chatterjee, A
    FIRST IEEE INTERNATION WORKSHOP ON ELECTRONIC DESIGN, TEST AND APPLICATIONS, PROCEEDINGS, 2002, : 25 - 29
  • [50] Constraints generation for analog circuits layout
    Hao, QS
    Dong, SQ
    Chen, S
    Hong, XL
    Su, Y
    Qu, ZY
    2004 INTERNATIONAL CONFERENCE ON COMMUNICATION, CIRCUITS, AND SYSTEMS, VOLS 1 AND 2: VOL 1: COMMUNICATION THEORY AND SYSTEMS, 2004, : 1339 - 1343