CLP-based multifrequency test generation for analog circuits

被引:7
|
作者
Abderrahman, A
Cerny, E
Kaminska, B
机构
关键词
D O I
10.1109/VTEST.1997.600241
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
In our previous work we elaborated a multifrequency test generation method (TPG) for detecting parametric and catastrophic faults in linear analog circuits. The method was formulated as an optimization problem which was solved by Sequential Quadratic Programming (SOP), a non-linear programming method available in MATLAB. Such standard optimization methods are based on and process local information and consequently cannot guarantee a global optimum. In this paper; we propose a method based on Constraint Logic Programming (CLP) that solves the optimization problem in TPG as a series of Constraint Satisfaction Problems (CSPs). Our TPG method is fully automatic and provides tight and guaranteed bounds on the global optima of a nonlinear function. The TPG method was implemented in CLP (BNR) Prolog. First, we illustrate the effectiveness of our approach on a number of nonlinear functions known to be difficult, and then we apply it to a realistic electronic circuit in the context of TPG. The two methods produce same results except for one case where SQP falls into a local minimum. This could lead to a wrong test selection. Moreover; while the TPG rook over a week of work using SQP, it was solved in a matter of minutes using CLP.
引用
收藏
页码:158 / 165
页数:8
相关论文
共 50 条
  • [21] Test Generation Algorithm for Fault Detection of Analog Circuits Based on Extreme Learning Machine
    Zhou, Jingyu
    Tian, Shulin
    Yang, Chenglin
    Ren, Xuelong
    COMPUTATIONAL INTELLIGENCE AND NEUROSCIENCE, 2014, 2014
  • [22] Test solution for OTA based analog circuits
    Ray, BN
    Chaudhuri, PP
    Nandi, PK
    ASP-DAC/VLSI DESIGN 2002: 7TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE AND 15TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS, 2002, : 773 - 778
  • [23] AUTOMATIC TEST GENERATION TECHNIQUES FOR ANALOG CIRCUITS AND SYSTEMS - REVIEW
    DUHAMEL, P
    RAULT, JC
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS, 1979, 26 (07): : 411 - 440
  • [24] Automatic test generation for maximal diagnosis of linear analog circuits
    Mir, S
    Lubaszewski, M
    Kolarik, V
    Courtois, B
    EUROPEAN DESIGN & TEST CONFERENCE 1996 - ED&TC 96, PROCEEDINGS, 1996, : 254 - 258
  • [25] Test generation for analog circuits using partial numerical simulation
    Variyam, PN
    Hou, JW
    Chatterjee, A
    TWELFTH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS, 1999, : 597 - 602
  • [26] Test generation for linear time-invariant analog circuits
    Pan, CY
    Cheng, KT
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 1999, 46 (05) : 554 - 564
  • [27] Structure-based specification-constrained test frequency generation for linear analog circuits
    Chang, SJ
    Lee, CL
    Chen, JE
    JOURNAL OF INFORMATION SCIENCE AND ENGINEERING, 2003, 19 (04) : 637 - 651
  • [28] Test-Generation-Based Fault Detection in Analog VLSI Circuits Using Neural Networks
    Kalpana, Palanisamy
    Gunavathi, Kandasamy
    ETRI JOURNAL, 2009, 31 (02) : 209 - 214
  • [29] Test generation for specification test of analog circuits using efficient test response observation methods
    Halder, A
    Chatterjee, A
    MICROELECTRONICS JOURNAL, 2005, 36 (09) : 820 - 832
  • [30] Automatic Structural Test Generation for Analog Circuits using Neural Twins
    Talukdar, Jonti
    Chaudhuri, Arjun
    Bhattacharya, Mayukh
    Chakrabarty, Krishnendu
    2022 IEEE INTERNATIONAL TEST CONFERENCE (ITC), 2022, : 145 - 154