CLP-based multifrequency test generation for analog circuits

被引:7
|
作者
Abderrahman, A
Cerny, E
Kaminska, B
机构
关键词
D O I
10.1109/VTEST.1997.600241
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
In our previous work we elaborated a multifrequency test generation method (TPG) for detecting parametric and catastrophic faults in linear analog circuits. The method was formulated as an optimization problem which was solved by Sequential Quadratic Programming (SOP), a non-linear programming method available in MATLAB. Such standard optimization methods are based on and process local information and consequently cannot guarantee a global optimum. In this paper; we propose a method based on Constraint Logic Programming (CLP) that solves the optimization problem in TPG as a series of Constraint Satisfaction Problems (CSPs). Our TPG method is fully automatic and provides tight and guaranteed bounds on the global optima of a nonlinear function. The TPG method was implemented in CLP (BNR) Prolog. First, we illustrate the effectiveness of our approach on a number of nonlinear functions known to be difficult, and then we apply it to a realistic electronic circuit in the context of TPG. The two methods produce same results except for one case where SQP falls into a local minimum. This could lead to a wrong test selection. Moreover; while the TPG rook over a week of work using SQP, it was solved in a matter of minutes using CLP.
引用
收藏
页码:158 / 165
页数:8
相关论文
共 50 条
  • [31] A novel test generation approach for parametric faults in linear analog circuits
    Zheng, HH
    Balivada, A
    Abraham, JA
    14TH IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, 1996, : 470 - 475
  • [32] Automatic test generation for analog circuits using compact test transfer function models
    Sahu, B
    Chatterjee, A
    10TH ASIAN TEST SYMPOSIUM, PROCEEDINGS, 2001, : 405 - 410
  • [33] Automatic tool for test set generation and DfT assessment in analog circuits
    Lucas B. Zilch
    Marcelo S. Lubaszewski
    Tiago R. Balen
    Analog Integrated Circuits and Signal Processing, 2022, 112 : 277 - 287
  • [34] Test generation for fault isolation in analog circuits using behavioral models
    Cherubal, S
    Chatterjee, A
    PROCEEDINGS OF THE NINTH ASIAN TEST SYMPOSIUM (ATS 2000), 2000, : 19 - 24
  • [35] Automatic tool for test set generation and DfT assessment in analog circuits
    Zilch, Lucas B.
    Lubaszewski, Marcelo S.
    Balen, Tiago R.
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2022, 112 (02) : 277 - 287
  • [36] Diagnostic test pattern generation for analog circuits using hierarchical models
    Chakrabarti, S
    Chatterjee, A
    TWELFTH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS, 1999, : 518 - 523
  • [37] Automatic test generation of linear analog circuits under parameter variations
    Shi, CJR
    Tian, MW
    PROCEEDINGS OF THE ASP-DAC '98 - ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE 1998 WITH EDA TECHNO FAIR '98, 1998, : 501 - 506
  • [38] Model-based test for analog integrated circuits
    Barford, Lee
    Tufillaro, Nick
    Jefferson, Stan
    Khoche, Ajay
    2007 IEEE INSTRUMENTATION & MEASUREMENT TECHNOLOGY CONFERENCE, VOLS 1-5, 2007, : 393 - +
  • [39] Multi-Frequency Test Generation for Incipient Faults in Analog Circuits Based on the Aliasing Measuring Model
    Yu, Yang
    Jiang, Yueming
    Peng, Xiyuan
    IEEE ACCESS, 2018, 6 : 34724 - 34735
  • [40] Efficient multifrequency analysis of fault diagnosis in analog circuits based on large change sensitivity computation
    Wei, T
    Wong, MWT
    Lee, YS
    PROCEEDINGS OF THE FIFTH ASIAN TEST SYMPOSIUM (ATS '96), 1996, : 232 - 237